

DS25CP152

3.125 Gbps LVDS 2x2 Crosspoint Switch

General Description

The DS25CP152 is a 3.125 Gbps 2x2 LVDS crosspoint switch optimized for high-speed signal routing and switching over lossy FR-4 printed circuit board backplanes and balanced cables. Fully differential signal paths ensure exceptional signal integrity and noise immunity. The non-blocking architecture allows connections of any input to any output or outputs.

Wide input common mode range allows the switch to accept signals with LVDS, CML and LVPECL levels; the output levels are LVDS. A very small package footprint requires a minimal space on the board while the flow-through pinout allows easy board layout. Each differential input and output is internally terminated with a 100Ω resistor to lower device return losses, reduce component count and further minimize board space.


Features

- DC 3.125 Gbps low jitter, low skew, low power operation
- Pin configurable, fully differential, non-blocking architecture
- On-chip 100Ω input and output terminations minimize return losses, reduce component count and minimize board space
- 8 kV ESD on LVDS I/O pins protects adjoining components
- Small 4 mm x 4 mm LLP-16 space saving package

Applications

- High-speed channel select applications
- Clock and data buffering and muxing
- OC-48 / STM-16
- SD/HD/3G HD SDI Routers

Typical Application




30021803


Ordering Code

| NSID | Function |
|--------------|----------------------------|
| DS25CP152TSQ | 2x2 LVDS Crosspoint Switch |

Block Diagram



Connection Diagram



DS25CP152 Pin Diagram

Pin Descriptions

| Pin Name | Pin | I/O, Type | Pin Description |
|---------------|---------|-----------|--|
| | Number | | |
| IN0+, IN0- , | 1, 2, | I, LVDS | Inverting and non-inverting high speed LVDS input pins. |
| IN1+, IN1- | 3, 4 | | |
| OUT0+, OUT0-, | 12, 11, | O, LVDS | Inverting and non-inverting high speed LVDS output pins. |
| OUT1+, OUT1- | 10, 9 | | |
| SEL0, SEL1 | 7, 8 | I, LVCMOS | Switch configuration pins. There is a 20 k Ω pulldown resistor on |
| | | | each pin. |
| EN0, EN1 | 14, 13 | I, LVCMOS | Output enable pins. There is a 20 kΩ pulldown resistor on each |
| | | | pin. |
| NC | 6, 15 | I, LVCMOS | "NO CONNECT" pins. |
| VDD | 16 | Power | Power supply pin. |
| GND | 5, DAP | Power | Ground pin and Device Attach Pad (DAP) ground. |

≥1250V

Absolute Maximum Ratings (Note 4)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage -0.3V to +4VLVCMOS Input Voltage -0.3V to $(V_{CC} + 0.3V)$ LVDS Input Voltage -0.3V to +4VLVDS Differential Input Voltage 0V to 1.0V LVDS Output Voltage -0.3V to $(V_{CC} + 0.3V)$ LVDS Differential Output Voltage 0V to 1.0V LVDS Output Short Circuit Current 5 ms Duration +150°C Junction Temperature Storage Temperature Range -65°C to +150°C Lead Temperature Range Soldering (4 sec.) +260°C Maximum Package Power Dissipation at 25°C **SQA Package** 2.99W

| Package Thermal Resistance | |
|----------------------------|-----------|
| $	heta_{JA}$ | +41.8°C/W |
| θ_{JC} | +6.9°C/W |
| ESD Susceptibility | |
| HBM (Note 1) | ≥8 kV |
| MM (Note 2) | ≥250V |

Note 1: Human Body Model, applicable std. JESD22-A114C
Note 2: Machine Model, applicable std. JESD22-A115-A
Note 3: Field Induced Charge Device Model, applicable std.
JESD22-C101-C

Recommended Operating Conditions

CDM (Note 3)

| | Min | Тур | Max | Units | |
|--|-----|-----|-----|-------|--|
| Supply Voltage (V _{CC}) | 3.0 | 3.3 | 3.6 | V | |
| Receiver Differential Input Voltage (V_{ID}) | 0 | | 1 | V | |
| Operating Free Air | -40 | +25 | +85 | °C | |

DC Electrical Characteristics

Derate SQA Package

Over recommended operating supply and temperature ranges unless otherwise specified. (Notes 5, 6, 7)

23.9 mW/°C above +25°C

| Symbol | Parameter | Conditions | Min | Тур | Max | Units |
|---------------------|-----------------------------------|---|------|------|------------------------|-------|
| LVCMOS | DC SPECIFICATIONS | • | • | • | | |
| V _{IH} | High Level Input Voltage | | 2.0 | | V _{cc} | ٧ |
| V _{IL} | Low Level Input Voltage | | GND | | 0.8 | ٧ |
| I _{IH} | High Level Input Current | $V_{IN} = 3.6V$ $V_{CC} = 3.6V$ | 40 | 175 | 250 | μΑ |
| I _{IL} | Low Level Input Current | $V_{IN} = GND$ $V_{CC} = 3.6V$ | | 0 | ±10 | μΑ |
| V _{CL} | Input Clamp Voltage | $I_{CL} = -18 \text{ mA}, V_{CC} = 0V$ | | -0.9 | -1.5 | ٧ |
| LVDS IN | PUT DC SPECIFICATIONS | | | | | |
| V _{ID} | Input Differential Voltage | | 0 | | 1 | V |
| $\overline{V_{TH}}$ | Differential Input High Threshold | $V_{CM} = +0.05V \text{ or } V_{CC} -0.05V$ | | 0 | +100 | mV |
| $\overline{V_{TL}}$ | Differential Input Low Threshold | | -100 | 0 | | mV |
| V _{CMR} | Common Mode Voltage Range | V _{ID} = 100 mV | 0.05 | | V _{CC} - 0.05 | V |
| I _{IN} | Input Current | $V_{IN} = +3.6V \text{ or } 0V$ $V_{CC} = 3.6V \text{ or } 0V$ | | ±1 | ±10 | μA |
| C _{IN} | Input Capacitance | Any LVDS Input Pin to GND | | 1.7 | | pF |
| R _{IN} | Input Termination Resistor | Between IN+ and IN- | | 100 | | Ω |

| | | 1 | | | | | | |
|------------------|---|----------------------------|------|-----|-------|-------|--|--|
| Symbol | Parameter | Conditions | Min | Тур | Max | Units | | |
| LVDS O | LVDS OUTPUT DC SPECIFICATIONS | | | | | | | |
| V _{OD} | Differential Output Voltage | | 250 | 350 | 450 | mV | | |
| ΔV _{OD} | Change in Magnitude of V _{OD} for Complimentary Output States | $R_L = 100\Omega$ | -35 | | 35 | mV | | |
| Vos | Offset Voltage | | 1.05 | 1.2 | 1.375 | V | | |
| ΔV _{OS} | Change in Magnitude of V _{OS} for Complimentary Output States | $R_L = 100\Omega$ | -35 | | 35 | mV | | |
| I _{os} | Output Short Circuit Current (Note 8) | OUT to GND | | -35 | -55 | mA | | |
| | | OUT to V _{CC} | | 7 | 55 | mA | | |
| C _{OUT} | Output Capacitance | Any LVDS Output Pin to GND | | 1.2 | | pF | | |
| R _{OUT} | Output Termination Resistor | Between OUT+ and OUT- | | 100 | | Ω | | |
| SUPPLY | SUPPLY CURRENT | | | | | | | |
| I _{cc} | Supply Current | EN0 = EN1 = High | | 64 | 77 | mA | | |
| I _{CCZ} | Supply Current with Outputs Disabled | EN0 = EN1 = Low | | 23 | 29 | mA | | |

Note 4: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions at which the device is functional and the device should not be operated beyond such conditions.

Note 5: The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

Note 6: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except V_{OD} and ΔV_{OD} .

Note 7: Typical values represent most likely parametric norms for $V_{CC} = +3.3V$ and $T_A = +25^{\circ}C$, and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

Note 8: Output short circuit current (I_{OS}) is specified as magnitude only, minus sign indicates direction only.

AC Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified (Notes 9, 10)

| Symbol | Parameter | Cond | itions | Min | Тур | Max | Units |
|-------------------|---|---|------------|-----|------|------|-------------------|
| LVDS OUTPUT | T AC SPECIFICATIONS | | | | | | • |
| t _{PLHD} | Differential Propagation Delay Low to High (Note 11) | $R_L = 100\Omega$ | | | 340 | 500 | ps |
| t _{PHLD} | Differential Propagation Delay High to Low (Note 11) | | | | 344 | 500 | ps |
| t _{SKD1} | Pulse Skew It _{PLHD} – t _{PHLD} I (Notes 11, 12) | | | | 4 | 35 | ps |
| t _{SKD2} | Channel to Channel Skew (Notes 11, 13) | | | | 12 | 40 | ps |
| t _{SKD3} | Part to Part Skew (Notes 11, 14) | | | | 50 | 150 | ps |
| t _{LHT} | Rise Time (Note 11) | -R _L = 100Ω | | | 65 | 120 | ps |
| t _{HLT} | Fall Time (Note 11) | | | | 65 | 120 | ps |
| t _{ON} | Output Enable Time | ENn = LH to output active | | | 7 | 20 | μs |
| t _{OFF} | Output Disable Time | ENn = HL to output inactive | | | 5 | 12 | ns |
| t _{SEL} | Select Time | SELn LH or HL to o | output | | 3.5 | 12 | ns |
| JITTER PERF | ORMANCE (Note 11) | | | | | | • |
| t _{RJ1} | Random Jitter (RMS Value) | V _{ID} = 350 mV | 2.5 Gbps | | 0.5 | 1 | ps |
| t _{RJ2} | (Note 15) | V _{CM} = 1.2V Clock (RZ) | 3.125 Gbps | | 0.5 | 1 | ps |
| t _{DJ1} | Deterministic Jitter (Peak to Peak) | V _{ID} = 350 mV | 2.5 Gbps | | 8 | 25 | ps |
| t _{DJ2} | (Note 16) | V _{CM} = 1.2V K28.5 (NRZ) | 3.125 Gbps | | 3 | 19 | ps |
| t _{TJ1} | Total Jitter (Peak to Peak) | V _{ID} = 350 mV | 2.5 Gbps | | 0.04 | 0.08 | UI _{P-P} |
| t _{TJ2} | (Note 17) | V _{CM} = 1.2V PRBS-23 (NRZ) | 3.125 Gbps | | 0.03 | 0.09 | UI _{P-P} |

Note 9: The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

Note 10: Typical values represent most likely parametric norms for $V_{CC} = +3.3V$ and $T_A = +25^{\circ}C$, and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

Note 11: Specification is guaranteed by characterization and is not tested in production.

Note 12: t_{SKD1}, lt_{PLHD} – t_{PHLD}I, Pulse Skew, is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.

Note 13: t_{SKD2}, Channel to Channel Skew, is the difference in propagation delay (t_{PLHD} or t_{PHLD}) among all output channels in Broadcast mode (any one input to all outputs).

Note 14: t_{SKD3}, Part to Part Skew, is defined as the difference between the minimum and maximum differential propagation delays. This specification applies to devices at the same V_{CC} and within 5°C of each other within the operating temperature range.

Note 15: Measured on a clock edge with a histogram and an acummulation of 1500 histogram hits. Input stimulus jitter is subtracted geometrically.

Note 16: Tested with a combination of the 1100000101 (K28.5+ character) and 0011111010 (K28.5- character) patterns. Input stimulus jitter is subtracted algebraically.

Note 17: Measured on an eye diagram with a histogram and an acummulation of 3500 histogram hits. Input stimulus jitter is subtracted.

DC Test Circuits




FIGURE 1. Differential Driver DC Test Circuit

AC Test Circuits and Timing Diagrams




FIGURE 2. Differential Driver AC Test Circuit




FIGURE 3. Propagation Delay Timing Diagram




FIGURE 4. LVDS Output Transition Times

Functional Description
The DS25CP152 is a 3.125 Gbps 2x2 LVDS digital crosspoint switch optimized for high-speed signal routing and switching

over lossy FR-4 printed circuit board backplanes and balanced cables.

TABLE 1. Switch Configuration Truth Table

| S 1 | S0 | OUT1 | OUT0 |
|------------|----|------|------|
| 0 | 0 | IN0 | IN0 |
| 0 | 1 | IN0 | IN1 |
| 1 | 0 | IN1 | IN0 |
| 1 | 1 | IN1 | IN1 |


TABLE 2. Output Enable Truth Table

| EN1 | EN0 | OUT1 | OUT0 |
|-----|-----|----------|----------|
| 0 | 0 | Disabled | Disabled |
| 0 | 1 | Disabled | Enabled |
| 1 | 0 | Enabled | Disabled |
| 1 | 1 | Enabled | Enabled |

Input Interfacing


The DS25CP152 accepts differential signals and allows simple AC or DC coupling. With a wide common mode range, the DS25CP152 can be DC-coupled with all common differential

drivers (i.e. LVPECL, LVDS, CML). The following three figures illustrate typical DC-coupled interface to common differential drivers. Note that the DS25CP152 inputs are internally terminated with a 100Ω resistor.




Typical LVDS Driver DC-Coupled Interface to DS25CP152 Input

CML3.3V or CML2.5V



Typical CML Driver DC-Coupled Interface to DS25CP152 Input




Typical LVPECL Driver DC-Coupled Interface to DS25CP152 Input

8

Output Interfacing


The DS25CP152 outputs signals that are compliant to the LVDS standard. Its outputs can be DC-coupled to most common differential receivers. The following figure illustrates typical DC-coupled interface to common differential receivers

and assumes that the receivers have high impedance inputs. While most differential receivers have a common mode input range that can accomodate LVDS compliant signals, it is recommended to check respective receiver's data sheet prior to implementing the suggested interface implementation.




Typical DS25CP152 Output DC-Coupled Interface to an LVDS, CML or LVPECL Receiver


Typical Performance




A 3.125 Gbps NRZ PRBS-7 After 2" Differential FR-4 Stripline V:100 mV / DIV, H:50 ps / DIV



A 2.5 Gbps NRZ PRBS-7 After 2" Differential FR-4 Stripline V:100 mV / DIV, H:75 ps / DIV




Total Jitter as a Function of Input Common Mode Voltage



Total Jitter as a Function of Data Rate

Physical Dimensions inches (millimeters) unless otherwise noted



Order Number DS25CP152TSQ
NS Package Number SQA16A
(See AN-1187 for PCB Design and Assembly Recommendations)

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

| Products | | Design Support | | |
|--------------------------------|------------------------------|-------------------------|--------------------------------|--|
| Amplifiers | www.national.com/amplifiers | WEBENCH® Tools | www.national.com/webench | |
| Audio | www.national.com/audio | App Notes | www.national.com/appnotes | |
| Clock and Timing | www.national.com/timing | Reference Designs | www.national.com/refdesigns | |
| Data Converters | www.national.com/adc | Samples | www.national.com/samples | |
| Interface | www.national.com/interface | Eval Boards | www.national.com/evalboards | |
| LVDS | www.national.com/lvds | Packaging | www.national.com/packaging | |
| Power Management | www.national.com/power | Green Compliance | www.national.com/quality/green | |
| Switching Regulators | www.national.com/switchers | Distributors | www.national.com/contacts | |
| LDOs | www.national.com/ldo | Quality and Reliability | www.national.com/quality | |
| LED Lighting | www.national.com/led | Feedback/Support | www.national.com/feedback | |
| Voltage Reference | www.national.com/vref | Design Made Easy | www.national.com/easy | |
| PowerWise® Solutions | www.national.com/powerwise | Solutions | www.national.com/solutions | |
| Serial Digital Interface (SDI) | www.national.com/sdi | Mil/Aero | www.national.com/milaero | |
| Temperature Sensors | www.national.com/tempsensors | SolarMagic™ | www.national.com/solarmagic | |
| Wireless (PLL/VCO) | www.national.com/wireless | Analog University® | www.national.com/AU | |

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2009 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com