Distributed by:

JAMECO

ELECTRONICS

#### www.Jameco.com + 1-800-831-4242

The content and copyrights of the attached material are the property of its owner.

Jameco Part Number 1980362



# DS90LV019 3.3V or 5V LVDS Driver/Receiver

#### **General Description**

The DS90LV019 is a Driver/Receiver designed specifically for the high speed low power point-to-point interconnect applications. The device operates from a single 3.3V or 5.0V power supply and includes one differential line driver and one receiver. The DS90LV019 features an independent driver and receiver with TTL/CMOS compatibility (D $_{\rm IN}$  and R $_{\rm OUT}$ ). The logic interface provides maximum flexibility as 4 separate lines are provided (D $_{\rm IN}$ , DE,  $\overline{\rm RE}$ , and R $_{\rm OUT}$ ). The device also features a flow-through pin out which allows easy PCB routing for short stubs between its pins and the connector. The driver has 3.5 mA output loop current.


The driver translates between TTL levels (single-ended) to Low Voltage Differential Signaling levels. This allows for high speed operation, while consuming minimal power with reduced EMI. In addition, the differential signaling provides common-mode noise rejection.

The receiver threshold is  $\pm 100$  mV over a  $\pm 1$ V common-mode range and translates the low swing differential levels to standard (TTL/CMOS) levels.

#### **Features**


- LVDS Signaling
- 3.3V or 5.0V operation
- Low power CMOS design
- Balanced Output Impedance
- Glitch free power up/down (Driver disabled)
- High Signaling Rate Capacity (above 100 Mbps)
- Ultra Low Power Dissipation
- ±1V Common-Mode Range
- ±100 mV Receiver Sensitivity
- Product offered in SOIC and TSSOP packages
- Flow-Through Pin Out
- Industrial Temperature Range Operation

#### **Connection Diagram**



Order Number DS90LV019TM or DS90LV019TMTC See NS Package Number M14A or MTC14

#### **Block Diagram**



TRI-STATE® is a registered trademark of National Semiconductor Corporation

#### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage  $V_{\rm CC}$ Enable Input Voltage (DE, RE) -0.3V to  $(V_{CC} + 0.3V)$ Driver Input Voltage (DIN) -0.3V to  $(V_{CC} + 0.3V)$ Receiver Output Voltage -0.3V to  $(V_{\rm CC}$  + 0.3V) $(R_{OUT})$ Driver Output Voltage (DO±) -0.3V to +3.9VReceiver Input Voltage (RI±) -0.3V to ( $V_{\rm CC}$  + 0.3V) **Driver Short Circuit Current** Continuous ESD (Note 4) > 2.0 kV (HBM, 1.5 k $\Omega$ , 100 pF) (EIAJ, 0 Ω, 200 pF) > 200 V Maximum Package Power Dissipation at 25°C SOIC 960 mW Derate SOIC Package 7.7mW/°C
TSSOP 790 mW
Derate TSSOP Package 6.3mW/°C
Storage Temperature Range -65°C to +150°C
Lead Temperature
(Soldering, 4 sec.) 260°C

## Recommended Operating Conditions

	Min	Max	Units
Supply Voltage (V <sub>CC</sub> ) or	3.0	3.6	V
Supply Voltage (V <sub>CC</sub> )	4.5	5.5	V
Receiver Input Voltage	0.0	2.4	V
Operating Free Air Temperature $T_A$	-40	+85	°C

#### **DC Electrical Characteristics**

 $T_A = -40^{\circ}C$  to +85°C unless otherwise noted,  $V_{CC} = 3.3 \pm 0.3V$ . (Notes 2, 3)

Symbol	Parameter	Con	ditions	Pin	Min	Тур	Max	Units
DIFFERE	NTIAL DRIVER CHARACTERIS	rics						
V <sub>OD</sub>	Output Differential Voltage	$R_L = 100\Omega$ (Figure	re 1)	DO+,	250	350	450	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change			DO-		6	60	mV
V <sub>os</sub>	Offset Voltage				1	1.25	1.7	V
$\Delta V_{OS}$	Offset Magnitude Change					5	60	mV
I <sub>OZD</sub>	TRI-STATE®Leakage	V <sub>OUT</sub> = V <sub>CC</sub> or G	ND, DE = 0V		-10	±1	+10	μΑ
I <sub>OXD</sub>	Power-Off Leakage	$V_{OUT} = 3.6V \text{ or } C$	$SND, V_{CC} = 0V$		-10	±1	+10	μΑ
I <sub>OSD</sub>	Output Short Circuit Current	V <sub>OUT</sub> = 0V, DE =	V <sub>CC</sub>	7	-10	-6	-4	mA
DIFFERE	NTIAL RECEIVER CHARACTER	ISTICS						
V <sub>OH</sub>	Voltage Output High	VID = +100 mV	$I_{OH} = -400  \mu A$	R <sub>OUT</sub>	2.9	3.3		V
		Inputs Open			2.9	3.3		V
V <sub>OL</sub>	Voltage Output Low	I <sub>OL</sub> = 2.0 mA, VII	D = −100 mV	7		0.1	0.4	V
I <sub>os</sub>	Output Short Circuit Current	V <sub>OUT</sub> = 0V		7	-75	-34	-20	mA
V <sub>TH</sub>	Input Threshold High			RI+,			+100	mV
$V_{TH}$	Input Threshold Low			RI-	-100			mV
I <sub>IN</sub>	Input Current	V <sub>IN</sub> = +2.4V or 0' 0V	$V$ , $V_{CC} = 3.6V$ or		-10	±1	+10	μA
DEVICE O	CHARACTERISTICS	1						1
V <sub>IH</sub>	Minimum Input High Voltage			D <sub>IN</sub> ,	2.0		V <sub>cc</sub>	V
V <sub>IL</sub>	Maximum Input Low Voltage			DE, RE	GND		0.8	V
I <sub>IH</sub>	Input High Current	$V_{IN} = V_{CC}$ or 2.4	J	7		±1	±10	μΑ
I <sub>IL</sub>	Input Low Current	V <sub>IN</sub> = GND or 0.4	V	7		±1	±10	μΑ
V <sub>CL</sub>	Input Diode Clamp Voltage	$I_{CLAMP} = -18 \text{ mA}$	1	7	-1.5	-0.7		V
I <sub>CCD</sub>	Power Supply Current	DE = RE = V <sub>CC</sub>		V <sub>CC</sub>		9	12.5	mA
I <sub>CCR</sub>		DE = RE = 0V		7		4.5	7.0	mA
I <sub>ccz</sub>		DE = 0V, RE = V	cc	7		3.7	7.0	mA
I <sub>cc</sub>		DE = V <sub>CC</sub> , RE =	0V			15	20	mA
C <sub>D output</sub>	Capacitance			DO+, DO-		5		pF
C <sub>R input</sub>	Capacitance			RI+, RI–		5		pF

#### **DC Electrical Characteristics**

 $T_A = -40^{\circ}C$  to +85°C unless otherwise noted,  $V_{CC} = 5.0 \pm 0.5V$ . (Notes 2, 3)

Symbol	Parameter	Conditions		Pin	Min	Тур	Max	Units
DIFFERE	NTIAL DRIVER CHARACTERIS	rics						
V <sub>OD</sub>	Output Differential Voltage	R <sub>L</sub> = $100\Omega$ (Figure 1)		DO+,	250	360	450	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change					6	60	mV
Vos	Offset Voltage	1			1	1.25	1.8	V
$\Delta V_{OS}$	Offset Magnitude Change					5	60	mV
I <sub>OZD</sub>	TRI-STATE Leakage	$V_{OUT} = V_{CC}$ or GND, DE	= 0V		-10	±1	+10	μA
I <sub>OXD</sub>	Power-Off Leakage	$V_{OUT} = 5.5V$ or GND, $V_{OUT} = 5.5V$	<sub>CC</sub> = 0V		-10	±1	+10	μΑ
I <sub>OSD</sub>	Output Short Circuit Current	$V_{OUT} = 0V$ , DE = $V_{CC}$			-10	-6	-4	mA
DIFFERE	NTIAL RECEIVER CHARACTER	ISTICS				•	•	•
V <sub>OH</sub>	Voltage High	VID = +100 mV   I <sub>OH</sub> =	-400 μA	R <sub>OUT</sub>	4.3	5.0		V
		Inputs Open			4.3	5.0		V
V <sub>OL</sub>	Voltage Output Low	$I_{OL} = 2.0 \text{ mA}, VID = -10$	0 mV			0.1	0.4	V
I <sub>os</sub>	Output Short Circuit Current	V <sub>OUT</sub> = 0V			-150	-75	-40	mA
V <sub>TH</sub>	Input Threshold High			RI+,			+100	mV
V <sub>TH</sub>	Input Threshold Low			RI–	-100			mV
I <sub>IN</sub>	Input Current	V <sub>IN</sub> = +2.4V or 0V, V <sub>CC</sub> = 0V	= 5.5V or		-15	±1	+15	μA
DEVICE C	CHARACTERISTICS						I.	l
V <sub>IH</sub>	Minimum Input High Voltage			D <sub>IN</sub> ,	2.0		V <sub>CC</sub>	V
V <sub>IL</sub>	Maximum Input Low Voltage			DE ,RE	GND		0.8	V
I <sub>IH</sub>	Input High Current	$V_{IN} = V_{CC}$ or 2.4 V				±1	±10	μΑ
I <sub>IL</sub>	Input Low Current	V <sub>IN</sub> = GND or 0.4V				±1	±10	μΑ
V <sub>CL</sub>	Input Diode Clamp Voltage	$I_{CLAMP} = -18 \text{ mA}$			-1.5	-0.8		V
I <sub>CCD</sub>	Power Supply Current	$DE = \overline{RE} = V_{CC}$		V <sub>CC</sub>		12	19	mA
I <sub>CCR</sub>		$DE = \overline{RE} = 0V$				5.8	8	mA
I <sub>CCZ</sub>		DE = 0V, RE = V <sub>CC</sub>				4.5	8.5	mA
I <sub>CC</sub>		$DE = V_{CC}, \overline{RE} = 0V$				18	48	mA
C <sub>D output</sub>	Capacitance			DO+, DO-		5		pF
C <sub>R input</sub>	Capacitance			RI+, RI–		5		pF

**Note 1:** "Absolute Maximum Ratings" are these beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.

Note 3: All typicals are given for  $V_{CC}$  = +3.3V or +5.0V and  $T_A$  = +25°C, unless otherwise stated.

Note 4: ESD Rating:

HBM (1.5 k $\Omega$ , 100 pF) > 2.0 kV

EIAJ (0 $\Omega$ , 200 pF) > 200V.

Note 5:  $C_L$  includes probe and fixture capacitance.

 $\textbf{Note 6:} \ \ \text{Generator waveforms for all tests unless otherwise specified; } \\ f = 1 \ \text{MHz}, \\ Z_O = 50\Omega, \\ t_f = t_f \leq 6.0 \ \text{ns} \ (0\%-100\%). \\ \text{The specified of the specified of th$ 

#### **AC Electrical Characteristics**

 $T_A = -40^{\circ}C$  to +85°C,  $V_{CC} = 3.3V \pm 0.3V$ . (Note 6)

Parameter	Conditions	Min	Тур	Max	Units			
DRIVER TIMING REQUIREMENTS								
Differential Propagation Delay High to Low	$R_L = 100\Omega$ ,	2.0	4.0	6.5	ns			
Differential Propagation Delay Low to High	C <sub>L</sub> = 10 pF	1.0	5.6	7.0	ns			
Differential Skew  t <sub>PHLD</sub> - t <sub>PLHD</sub>	(Figure 2 and Figure 3)		0.4	1.0	ns			
Transition Time Low to High		0.2	0.7	3.0	ns			
Transition Time High to Low		0.2	0.8	3.0	ns			
	Differential Propagation Delay High to Low Differential Propagation Delay Low to High Differential Skew  t <sub>PHLD</sub> - t <sub>PLHD</sub>   Transition Time Low to High	TIMING REQUIREMENTS         Differential Propagation Delay High to Low $R_L = 100Ω$ ,         Differential Propagation Delay Low to High $C_L = 10 \text{ pF}$ Differential Skew $ t_{PHLD} - t_{PLHD} $ (Figure 2 and Figure 3)         Transition Time Low to High	TIMING REQUIREMENTS         Differential Propagation Delay High to Low $R_L = 100\Omega$ , $2.0$ Differential Propagation Delay Low to High $C_L = 10 \text{ pF}$ $1.0$ Differential Skew $ t_{PHLD} - t_{PLHD} $ (Figure 2 and Figure 3)         Transition Time Low to High $0.2$	TIMING REQUIREMENTS         Differential Propagation Delay High to Low $R_L = 100\Omega$ , $2.0$ $4.0$ Differential Propagation Delay Low to High $C_L = 10 \text{ pF}$ $1.0$ $5.6$ Differential Skew $ t_{PHLD} - t_{PLHD} $ $(Figure 2 \text{ and } Figure 3)$ $0.4$ Transition Time Low to High $0.2$ $0.7$	TIMING REQUIREMENTSDifferential Propagation Delay High to Low $R_L = 100\Omega$ , $2.0$ $4.0$ $6.5$ Differential Propagation Delay Low to High $C_L = 10 \text{ pF}$ $1.0$ $5.6$ $7.0$ Differential Skew $ t_{PHLD} - t_{PLHD} $ $(Figure 2 \text{ and } Figure 3)$ $0.4$ $1.0$ Transition Time Low to High $0.2$ $0.7$ $3.0$			

## **AC Electrical Characteristics** (Continued)

 $T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \ V_{CC} = 3.3\text{V} \pm 0.3\text{V}. \ \text{(Note 6)}$ 

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DRIVER T	IMING REQUIREMENTS	•	•			
t <sub>PHZ</sub>	Disable Time High to Z	$R_L = 100\Omega$ ,	1.5	4.0	8.0	ns
t <sub>PLZ</sub>	Disable Time Low to Z	$C_L = 10 \text{ pF}$	2.5	5.3	9.0	ns
t <sub>PZH</sub>	Enable Time Z to High	(Figure 4 and Figure 5)	4.0	6.0	8.0	ns
t <sub>PZL</sub>	Enable Time Z to Low		3.5	6.0	8.0	ns
RECEIVE	R TIMING REQUIREMENTS					
t <sub>PHLD</sub>	Differential Propagation Delay High to Low	$C_L = 10 pF$ ,	3.0	5.8	7.0	ns
t <sub>PLHD</sub>	Differential Propagation Delay Low to High	VID = 200 mV	3.0	5.6	9.0	ns
t <sub>SKD</sub>	Differential Skew  t <sub>PHLD</sub> - t <sub>PLHD</sub>	(Figure 6 and Figure 7)		0.55	1.5	ns
t <sub>r</sub>	Rise Time		0.15	2.0	3.0	ns
t <sub>f</sub>	Fall Time		0.15	0.9	3.0	ns
t <sub>PHZ</sub>	Disable Time High to Z	$R_L = 500\Omega$ ,	3.0	4.0	6.0	ns
t <sub>PLZ</sub>	Disable Time Low to Z	$C_L = 10 \text{ pF}$	3.0	4.5	6.0	ns
t <sub>PZH</sub>	Enable Time Z to High	(Figure 8 and Figure 9)	3.0	6.0	8.0	ns
t <sub>PZL</sub>	Enable Time Z to Low		3.0	6.0	8.0	ns

## **AC Electrical Characteristics**

 $T_A = -40^{\circ} \text{C to } +85^{\circ} \text{C}, \ V_{CC} = 5.0 \text{V } \pm 0.5 \text{V}. \ \text{(Note 6)}$ 

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DRIVER	TIMING REQUIREMENTS					
t <sub>PHLD</sub>	Differential Propagation Delay High to Low	$R_L = 100\Omega$ ,	2.0	3.3	6.0	ns
t <sub>PLHD</sub>	Differential Propagation Delay Low to High	$C_L = 10 \text{ pF}$	1.0	3.3	5.0	ns
t <sub>SKD</sub>	Differential Skew  t <sub>PHLD</sub> - t <sub>PLHD</sub>	(Figure 2 and Figure 3)		0.6	1.0	ns
t <sub>TLH</sub>	Transition Time Low to High		0.15	0.9	3.0	ns
t <sub>THL</sub>	Transition Time High to Low		0.15	1.2	3.0	ns
t <sub>PHZ</sub>	Disable Time High to Z	$R_L = 100\Omega$ ,	1.5	3.5	7.0	ns
t <sub>PLZ</sub>	Disable Time Low to Z	C <sub>L</sub> = 10 pF	3.0	5.2	9.0	ns
t <sub>PZH</sub>	Enable Time Z to High	(Figure 4 and Figure 5)	2.0	4.5	7.0	ns
t <sub>PZL</sub>	Enable Time Z to Low		2.0	4.5	7.0	ns
RECEIVE	R TIMING REQUIREMENTS					
t <sub>PHLD</sub>	Differential Propagation Delay High to Low	$C_L = 10 pF,$	3.0	6.0	8.0	ns
t <sub>PLHD</sub>	Differential Propagation Delay Low to High	VID = 200 mV	3.0	5.6	8.0	ns
t <sub>SKD</sub>	Differential Skew  t <sub>PHLD</sub> - t <sub>PLHD</sub>	(Figure 6 and Figure 7)		0.7	1.6	ns
t <sub>r</sub>	Rise Time		0.15	0.8	3.0	ns
t <sub>f</sub>	Fall Time		0.15	0.8	3.0	ns
t <sub>PHZ</sub>	Disable Time High to Z	$R_L = 500\Omega$ ,	3.0	3.5	4.5	ns
t <sub>PLZ</sub>	Disable Time Low to Z	$C_L = 10 \text{ pF}$	3.5	3.6	7.0	ns
t <sub>PZH</sub>	Enable Time Z to High	(Figure 8 and Figure 9)	3.0	5.0	7.0	ns
t <sub>PZL</sub>	Enable Time Z to Low		3.0	5.0	7.0	ns

## **Test Circuits and Timing Waveforms**




FIGURE 1. Differential Driver DC Test Circuit




FIGURE 2. Differential Driver Propagation Delay and Transition Test Circuit




FIGURE 3. Differential Driver Propagation and Transition Time Waveforms




FIGURE 4. Driver TRI-STATE Delay Test Circuit

## Test Circuits and Timing Waveforms (Continued)




FIGURE 5. Driver TRI-STATE Delay Waveforms




FIGURE 6. Receiver Propagation Delay and Transition Time Test Circuit




FIGURE 7. Receiver Propagation Delay and Transition Time Waveforms




FIGURE 8. Receiver TRI-STATE Delay Test Circuit

#### Test Circuits and Timing Waveforms (Continued)




FIGURE 9. Receiver TRI-STATE Delay Waveforms TRI-STATE Delay Waveforms





FIGURE 10. Terminated Input Fail-Safe Circuit

## **Typical Application Diagram**



## **Applications Information**

The DS90LV019 has two control pins, which allows the device to operate as a driver, a receiver or both driver and a receiver at the same time. There are a few common practices which should be implied when designing PCB for LVDS signaling. Recommended practices are:

- Use at least 4 PCB board layer (LVDS signals, ground, power and TTL signals).
- Keep drivers and receivers as close to the (LVDS port side) connector as possible.
- Bypass each LVDS device and also use distributed bulk capacitance. Surface mount capacitors placed close to power and ground pins work best. Two or three multilayer ceramic (MLC) surface mount capacitors 0.1 µF,

- and 0.01  $\mu F$  in parallel should be used between each  $V_{\rm CC}$  and ground. The capacitors should be as close as possible to the  $V_{\rm CC}$  pin.
- Use controlled impedance traces which match the differential impedance of your transmission medium (i.e., Cable) and termination resistor.
- Use the termination resistor which best matches the differential impedance of your transmission line.
- · Isolate TTL signals from LVDS signals.

#### MEDIA (CABLE AND CONNECTOR) SELECTION:

Use controlled impedance media. The cables and connectors should have a matched differential impedance of about 100Ω.

## **Applications Information** (Continued)

- Balanced cables (e.g., twisted pair) are usually better than unbalanced cables (ribbon cable, simple coax) for noise reduction and signal quality.
- For cable distances < 0.5m, most cables can be made to work effectively. For distances 0.5m ≤ d ≤ 10m, CAT 3 (category 3) twisted pair cable works well and is readily available and relatively inexpensive. For distances > 10m, and high data rates CAT 5 twisted pair is recommended.
- There are three Fail-Safe scenarios, open input pins, shorted inputs pins and terminated input pins. The first case is guaranteed for DS90LV019. A HIGH state on R<sub>OUT</sub> pin can be achieved by using two external resistors (one to V<sub>CC</sub> and one to GND) per *Figure 10* (Terminated Input Fail-Safe Circuit). R1 and R2 should be R<sub>T</sub> to limit the loading to the LVDS driver . R<sub>T</sub> is selected to match the impedance of the cable.

**TABLE 1. Functional Table** 

MODE SELECTED	DE	RE
DRIVER MODE	Н	Н
RECEIVER MODE	L	L
TRI-STATE MODE	L	Н
FULL DUPLEX MODE	Н	L

**TABLE 2. Transmitter Mode** 

INPUTS		OUTPUTS		
DE	DI	DO+	DO-	
Н	L	L	Н	
Н	Н	Н	L	
Н	2 > & > 0.8	Х	Х	
L	Х	Z	Z	

X = High or Low logic state

**TABLE 3. Receiver Mode** 

	INPUTS	
RE	(RI+) - (RI-)	
L	L (< -100 mV)	L
L	H (> +100 mV)	Н
L	100 mV > & > -100 mV	Х
Н	X	Z

X = High or Low logic state

TABLE 4. Device Pin Description

Pin Name	Pin #	Input/Output	Description
D <sub>IN</sub>	2	I	TTL Driver Input
DO±	11, 12	0	LVDS Driver Outputs
RI±	9, 10	I	LVDS Receiver Inputs
R <sub>OUT</sub>	4	0	TTL Receiver Output
RE	8	I	Receiver Enable TTL Input (Active Low)
DE	1	I	Driver Enable TTL Input (Active High)
GND	7	NA	Ground
V <sub>CC</sub>	14	NA	Power Supply (3.3V $\pm$ 0.3V or 5.0V $\pm$ 0.5V)

Z = High impedance state

L = Low state


H = High state


Z = High impedance state


L = Low state

H = High state

## Physical Dimensions inches (millimeters) unless otherwise noted








Order Number DS90LV019TM NS Package Number M14A

#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



Order Number DS90LV019TMTC **NS Package Number MTC14** 

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor** Corporation Americas

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com www.national.com

**National Semiconductor** Europe

Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171

Français Tel: +33 (0) 1 41 91 8790

**National Semiconductor** Asia Pacific Customer Response Group Tel: 65-2544466

Fax: 65-2504466 Email: ap.support@nsc.com **National Semiconductor** 

Tel: 81-3-5639-7560 Fax: 81-3-5639-7507



Design Purchasing Quality Company Jobs

Products > Analog - Interface > LVDS Circuits > Line Drivers, Receivers and Transceivers > DS90LV019

■ Product Folder

#### **DS90LV019**

3.3V or 5V LVDS Driver/Receiver

Generic P/N 90LV019

#### **Contents**

- General Description
- Features
- Datasheet
- <u>Package Availability, Models, Samples & Pricing</u>

Parametric Table				
Supply Voltage	3.3 V or 5 V			
Process	CMOS			
Number of Drivers	1			
Number of Receivers	1			
Data Rate (Mbps)	100			

## **General Description**

The DS90LV019 is a Driver/Receiver designed specifically for the high speed low power point-to-point interconnect applications. The device operates from a single 3.3V or 5.0V power supply and includes one differential line driver and one receiver. The DS90LV019 features an independent driver and receiver with TTL/CMOS compatibility ( $D_{IN}$  and  $R_{OUT}$ ). The logic interface provides maximum flexibility as 4 separate lines are provided ( $D_{IN}$ , DE, RE#, and  $R_{OUT}$ ). The device also features a flow-through pin out which allows easy PCB routing for short stubs between its pins and the connector. The driver has 3.5 mA output loop current.

The driver translates between TTL levels (single-ended) to Low Voltage Differential Signaling levels. This allows for high speed operation, while consuming minimal power with reduced EMI. In addition, the differential signaling provides common-mode noise rejection.

The receiver threshold is  $\pm 100$  mV over a  $\pm 1$ V common-mode range and translates the low swing differential levels to standard (TTL/CMOS) levels.

#### **Features**

- LVDS Signaling
- 3.3V or 5.0V operation
- Low power CMOS design
- Balanced Output Impedance
- Glitch free power up/down (Driver disabled)
- High Signaling Rate Capacity (above 100 Mbps)
- Ultra Low Power Dissipation
- ±1V Common-Mode Range
- ±100 mV Receiver Sensitivity
- Product offered in SOIC and TSSOP packages
- Flow-Through Pin Out
- Industrial Temperature Range Operation

## **Datasheet**

Title	Size (in Kbytes)	Date	View Online	Download	Receive via Email
DS90LV019 3.3V or 5V LVDS Driver/Receiver	166 Kbytes	15-Aug-00	View Online	<u>Download</u>	Receive via Email
DS90LV019 3.3V or 5V LVDS Driver/Receiver ( <b>JAPANESE</b> )	300 Kbytes				

Please use <u>Adobe Acrobat</u> to view PDF file(s). If you have trouble printing, see <u>Printing Problems</u>.

## Package Availability, Models, Samples & Pricing

Part Number	Package			Models		_	<b>Budgetary Pricing</b>		Std	ъ. т
	Туре	# pins	Status	SPICE	IBIS	& Electronic Orders	Quantity	\$US each	Pack Size	<u>Package</u> <u>Marking</u>
DS90LV019TM	SOIC NARROW (MCM)	14	Full production	N/A	lv019tm.ibs	Samples  X Order	1K+	\$1.7500	tube of 55	[logo]¢U¢Z¢2¢ T DS90LV019 TM
DS90LV019TMX	SOIC NARROW (MCM)	14	Full production	N/A	N/A	× Order	1K+	\$1.7800	reel of 2500	[logo]¢U¢Z¢2¢ T DS90LV019 TM
DS90LV019TMTC	TSSOP	14	Full production	N/A	N/A	Samples	1K+	\$1.7000	tube of 94	[logo]¢Z¢2¢T¢ P LV019T MTC

[Information as of 5-Dec-2000]

Quick SearchParametricSystemProductSearchDiagramsTree

About Languages . About the Site . About "Cookies"

National is QS 9000 Certified . Privacy/Security

Copyright © National Semiconductor Corporation

— Preferences . Feedback