



FAN5361 6MHz, 600mA / 750mA Synchronous Buck Regulator

Features

- 6MHz Fixed-Frequency Operation
- 35µA Typical Quiescent Current
- Best-in-Class Load Transient Response
- Best-in-Class Efficiency
- 600mA or 750mA Output Current Capability
- 2.3V to 5.5V Input Voltage Range
- 1.0 to 1.90V Fixed Output Voltage
- Low Ripple Light-Load PFM Mode
- Forced PWM and External Clock Synchronization
- Internal Soft-Start
- Input Under-Voltage Lockout (UVLO)
- Thermal Shutdown and Overload Protection
- 6-bump WLCSP, 0.4mm Pitch
- 6-pin 2 x 2mm UMLP

Applications

- Cell Phones, Smart Phones
- Tablets, Netbooks®, Ultra-Mobile PCs
- 3G, LTE, WiMAX[™], WiBro[®], and WiFi[®] Data Cards
- Gaming Devices, Digital CamerasDC/DC Micro Modules

Description

The FAN5361 is a 600mA or 750mA, step-down, switching voltage regulator that delivers a fixed output from a 2.3V to 5.5V input voltage supply. Using a proprietary architecture with synchronous rectification, the FAN5361 is capable of delivering a peak efficiency of 92%, while maintaining efficiency over 80% at load currents as low as 1mA.

The regulator operates at a nominal fixed frequency of 6MHz, which reduces the value of the external components to 470nH for the output inductor and 4.7μ F for the output capacitor. The PWM modulator can be synchronized to an external frequency source.

At moderate and light loads, pulse frequency modulation is used to operate the device in power-save mode with a typical quiescent current of 35 μ A. Even with such a low quiescent current, the part exhibits excellent transient response during large load swings. At higher loads, the system automatically switches to fixed-frequency control, operating at 6MHz. In shutdown mode, the supply current drops below 1 μ A, reducing power consumption. For applications that require minimum ripple or fixed frequency, PFM mode can be disabled using the MODE pin.

The FAN5361 is available in 6-bump, 0.4mm pitch, Wafer-Level Chip-Scale Package (WLCSP) and a 6-lead 2 x 2mm ultra-thin MLP package (UMLP).

Typical Applications




Figure 1. Typical Applications

All trademarks are the property of their respective owners.

Ordering Information

Part Number	Output Voltage ⁽¹⁾	Package	Temperature Range	Packing
FAN5361UC123X	1.233V	WI CCD C O Among Ditah		
FAN5361UC182X	1.820V	WLCSP-6, 0.4mm Pitch		
FAN5361UMP123X	1.233V		–40 to +85°C	Tape and Reel
FAN5361UMP15X	1.500V	6-Lead, 2 x 2mm UMLP		
FAN5361UMP182X	1.820V			

Note:

1. Other voltage options available on request. Contact a Fairchild representative.

Pin Configurations



Figure 2. WLCSP, Bumps Facing Down

Figure 3. WLCSP, Bumps Facing Up




Figure 4. UMLP, Leads Facing Down

Pin Definitions

Pin	#	Nama	Description
WLCSP	UMLP	Name	Description
A1	3	MODE	MODE . Logic 1 on this pin forces the IC to stay in PWM mode. A logic 0 allows the IC to automatically switch to PFM during light loads. The regulator also synchronizes its switching frequency to four times the frequency provided on this pin. Do not leave this pin floating.
B1	2	SW	Switching Node. Connect to output inductor.
C1	1	FB	Feedback / Vour. Connect to output voltage.
C2	6	GND	Ground. Power and IC ground. All signals are referenced to this pin.
B2	5	EN	Enable . The device is in shutdown mode when voltage to this pin is <0.4V and enabled when >1.2V. Do not leave this pin floating.
A2	4	VIN	Input Voltage. Connect to input power source.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol		Min.	Max.	Unit	
V _{IN}	Input Voltage		-0.3	7.0	V
V_{SW}	Voltage on SW Pin		-0.3	$V_{IN} + 0.3^{(2)}$	V
V_{CTRL}	EN and MODE Pin Voltage		-0.3	$V_{IN} + 0.3^{(2)}$	V
	Other Pins		-0.3	$V_{IN} + 0.3^{(2)}$	V
ESD	Electrostatic Discharge	Human Body Model per JESD22-A114	4	1.0	kV
ESD	Protection Level	Charged Device Model per JESD22-C101	1.5		ΚV
TJ	Junction Temperature		-40	+150	°C
T _{STG}	Storage Temperature		-65	+150	°C
T _L	Lead Soldering Temperature, 1	0 Seconds		+260	°C

Note:

2. Lesser of 7V or V_{IN}+0.3V.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage Range	2.3		5.5	V
l _{OUT}	Output Current			600	mA
L	Inductor		0.47		μH
C _{IN}	Input Capacitor		2.2		μF
C _{OUT}	Output Capacitor	1.6	4.7	12.0	μF
T _A	Operating Ambient Temperature	-40		+85	°C
TJ	Operating Junction Temperature	-40		+125	°C

Thermal Properties

Junction-to-ambient thermal resistance is a function of application and board layout. This data is measured with four-layer 1s2p boards in accordance to JEDEC standard JESD51. Special attention must be paid not to exceed junction temperature $T_{J(max)}$ at a given ambient temperate T_A .

Symbol	Parameter		Typical	Unit
	Junction-to-Ambient Thermal Resistance	WLCSP	150	°C/W
θЈА	Junction-to-Ambient mermal Resistance	UMLP	49	°C/W

Electrical Characteristics

Minimum and maximum values are at $V_{IN} = V_{EN} = 2.3V$ to 5.5V, $V_{MODE} = 0V$ (AUTO Mode), $T_A = -40$ °C to +85°C; circuit of Figure 1, unless otherwise noted. Typical values are at $T_A = 25$ °C, $V_{IN} = V_{EN} = 3.6V$.

Symbol	Param	neter	Conditions	Min.	Тур.	Max.	Unit
Power Sup	pplies		,				
			No Load, Not Switching		35	55	μA
I_{Q}	Quiescent Current		PWM Mode		6		mA
I _(SD)	Shutdown Supply	Current	V _{IN} = 3.6V, EN = GND		0.05	1.00	μA
V_{UVLO}	Under-Voltage Loc	kout Threshold	Rising V _{IN}		2.15	2.25	V
V _{UVHYST}	Under-Voltage Loc	kout Hysteresis			150		mV
Logic Inpu	ts: EN and MODE I	Pins					
V _{IH}	Enable HIGH-Leve	I Input Voltage		1.2			V
V _{IL}	Enable LOW-Leve	Input Voltage				0.4	V
V _{LHYST}	Logic Input Hystere	esis Voltage		/	100		mV
I _{IN}	Enable Input Leaka	age Current	Pin to V _{IN} or GND		0.01	1.00	μA
Switching	and Synchronization	on					
f _{SW}	Switching Frequen	cy ⁽³⁾	V _{IN} = 3.6V, T _A = 25°C	5.4	6.0	6.6	MHz
f _{SYNC}	MODE Synchronization Range ⁽³⁾		Square Wave at MODE Input	1.3	1.5	1.7	MHz
Regulation	i						
		1.900V	I _{LOAD} = 0 to 750mA	1.862	1.900	1.957	-
		1.900 V	PWM Mode	1.862	1.900	1.938	
		1.820V	I _{LOAD} = 0 to 600mA	1.784	1.820	1.875	
Vo	Output Voltage	PWM Mode	1.784	1.820	1.856	V	
VO	Accuracy	1.500V I _{LOAD} = 0 to 600mA	I _{LOAD} = 0 to 600mA	1.470	1.500	1.545	v
		1.500 V	PWM Mode	1.470	1.500	1.530	
		1.233V	I _{LOAD} = 0 to 600mA	1.207	1.233	1.272	
		1.2334	PWM Mode	1.207	1.233	1.259	
t _{ss}	Soft-Start		From EN Rising Edge	1	180	300	μs
Output Dri	ver						
В	PMOS On Resista	nce	$V_{IN} = V_{GS} = 3.6V$		350		
R _{DS(on)}	NMOS On Resista	nce	$V_{IN} = V_{GS} = 3.6V$		225		mΩ
I	PMOS Open-Loop	Peak Current	V _{OUT} = 1.233V, 1.5V, 1.82V	900	1100	1250	mA
I _{LIM(OL)}	Limit		V _{OUT} = 1.9V		1375		IIIA
T_{TSD}	Thermal Shutdown		CCM Only		150		°C
T _{HYS}	Thermal Shutdown	Hysteresis			15		°C

Notes

- 3. Limited by the effect of t_{OFF} minimum (see Figure 14 and Figure 15 in Typical Performance Characteristics).
- 4. The Electrical Characteristics table reflects open-loop data. Refer to Operation Description and Typical Characteristics for closed-loop data.

Typical Performance Characteristics

Unless otherwise noted, $V_{IN} = V_{EN} = 3.6V$, $V_{MODE} = 0V$ (AUTO Mode), $V_{OUT} = 1.82V$, $T_A = 25$ °C.




Figure 5. Efficiency vs. Load Current and Input Supply Figure 6. Efficiency vs. Load Current and Temperature




Figure 7. 1.233V_{OUT} Efficiency vs. Load Current and Supply

Figure 8. Efficiency, Auto PWM/PFM vs. Forced PWM




Figure 9. Load Regulation





Figure 10. 1.233V_{OUT} Load Regulation vs. Input Supply

Unless otherwise noted, $V_{IN} = V_{EN} = 3.6V$, $V_{MODE} = 0V$ (AUTO Mode), $V_{OUT} = 1.82V$, $T_A = 25$ °C.







Figure 11. Load Regulation, Auto PFM / PWM and Forced PWM

Figure 12. $1.82V_{OUT}$ Peak-to-Peak Output Voltage Ripple






Figure 13. 1.233V_{OUT} Peak-to-Peak Output Voltage Ripple

FPWM Mode

Figure 15. 1.233V_{OUT} Effect of t_{OFF(MIN)} on Reducing Switching Frequency

Load Current (A)

Figure 14. Effect of t_{OFF(MIN)} on Reducing Switching Frequency





Figure 16. PFM / PWM Boundaries

Unless otherwise noted, $V_{IN} = V_{EN} = 3.6V$, $V_{MODE} = 0V$ (AUTO Mode), $V_{OUT} = 1.82V$, $T_A = 25$ °C.






Figure 17. 1.233V_{OUT} PFM / PWM Boundaries

Figure 18. Quiescent Current vs. Input Voltage




Figure 19. Shutdown Current vs. Temperature

Unless otherwise noted, $V_{IN} = V_{EN} = 3.6V$, $V_{MODE} = 0V$ (AUTO Mode), $V_{OUT} = 1.82V$, $T_A = 25$ °C, $5\mu s/div$. horizontal sweep.




Figure 20. Line Transient 3.3V_{IN} to 3.9V_{IN}, 50mA Load, 10µs/div.

Figure 21. Line Transient 3.3V_{IN} to 3.9V_{IN}, 250mA Load, 10µs/div.




Figure 22. Combined Line/Load Transient 3.9 to 3.3V_{IN} Combined with 40mA to 400mA Load Transient

Figure 23. Combined Line/Load Transient 3.3 to 3.9V_{IN} Combined with 400mA to 40mA Load Transient





Figure 24. Load Transient 0 to 150mA, 2.5V_{IN}

Figure 25. Load Transient 50 to 250mA, 2.5V_{IN}



Unless otherwise noted, $V_{IN} = V_{EN} = 3.6V$, $V_{MODE} = 0V$ (AUTO Mode), $V_{OUT} = 1.82V$, $T_A = 25$ °C, $5\mu s/div$. horizontal sweep.




Figure 33. Metallic Short Applied at V_{OUT}, 50µs/div.

Figure 34. Metallic Short Applied at Vout




Figure 35. Over-Current Fault Response, $R_{LOAD} = 1\Omega, \, 50\mu s/div.$

Figure 36. Over-Current Fault Response, R_{LOAD} = 1Ω



Figure 37. Overload Recovery to Light Load, 50µs/div.

Figure 38. Soft-Start, R_{LOAD} = 50 Ω , 20 μ s/div.

Unless otherwise noted, V_{IN} = V_{EN} = 3.6V, V_{MODE} = 0V (AUTO Mode), V_{OUT} = 1.82V, T_A = 25°C.




Figure 39. SW-Node Jitter (Infinite Persistence), I_{LOAD} = 200mA, 50ns/div.




Figure 40. Power Supply Rejection Ratio at 300mA Load

Operation Description

The FAN5361 is a 600mA or 750mA, step-down, switching voltage regulator that delivers a fixed output from an input voltage supply of 2.3V to 5.5V. Using a proprietary architecture with synchronous rectification, the FAN5361 is capable of delivering a peak efficiency of 92%, while maintaining efficiency over 80% at load currents as low as 1mA. The regulator operates at a nominal frequency of 6MHz at full load, which reduces the value of the external components to 470nH for the inductor and $4.7\mu F$ for the output capacitor.

Control Scheme

The FAN5361 uses a proprietary, non-linear, fixed-frequency PWM modulator to deliver a fast load transient response, while maintaining a constant switching frequency over a wide range of operating conditions. The regulator performance is independent of the output capacitor ESR, allowing for the use of ceramic output capacitors. Although this type of operation normally results in a switching frequency that varies with input voltage and load current, an internal frequency loop holds the switching frequency constant over a large range of input voltages and load currents.

For very light loads, the FAN5361 operates in discontinuous current (DCM) single-pulse PFM mode, which produces low output ripple compared with other PFM architectures. Transition between PWM and PFM is seamless, with a glitch of less than 18mV at V_{OUT} during the transition between DCM and CCM modes.

Combined with exceptional transient response characteristics, the very low quiescent current of the controller (35 μ A) maintains high efficiency; even at very light loads, while preserving fast transient response for applications requiring tight output regulation.

Enable and Soft-Start

When EN is LOW, all circuits in FAN5361 are off and the IC draws ~50nA of current. When EN is HIGH and V_{IN} is above its UVLO threshold, the regulator begins a soft-start cycle. The output ramp during soft-start is a fixed slew rate of $50\text{mV}/\mu\text{s}$ from 0 to 1 V_{OUT} , then 12.5mV/ μs until the output reaches its setpoint. Regardless of the state of the MODE pin, PFM mode is enabled to prevent current from being discharged from C_{OUT} if soft-start begins when C_{OUT} is charged.

The IC may fail to start if heavy load is applied during startup and/or if excessive C_{OUT} is used. This is due to the current-limit fault response, which protects the IC in the event of an over-current condition present during soft-start.

The current required to charge C_{OUT} during soft-start is commonly referred to as "displacement current" is given as:

$$I_{DISP} = C_{OUT} \bullet \frac{dV}{dt}$$
 (1)

where the $\frac{dV}{dt}$ term refers to the soft-start slew rate above.

To prevent shut-down during soft-start, the following condition must be met:

$$I_{DISP} + I_{LOAD} < I_{MAX(DC)}$$
 (2)

where $I_{MAX(DC)}$ is the maximum load current the IC is guaranteed to support (600mA or 750mA).

Table 1 shows combinations of C_{OUT} that allow the IC to start successfully with the minimum R_{LOAD} that can be supported.

Table 1. Minimum R_{LOAD} Values for Soft-Start with Various C_{OUT} Values

Сонт	Minimum R _{LOAD}
4.7μF, 0402	V _{OUT} / 0.60
2 X 4.7μF, 0402	V _{OUT} / 0.60
10μF, 0603	V _{OUT} / 0.60
10μF, 0805	V _{OUT} / 0.50

Startup into Large Cout

Multiple soft-start cycles are required for no-load startup if C_{OUT} is greater than 15 μ F. Large C_{OUT} requires light initial load to ensure the FAN5361 starts appropriately. The IC shuts down for 85 μ s when I_{DISP} exceeds I_{LIMIT} for more than 21 μ s of current limit. The IC then begins a new soft-start cycle. Since C_{OUT} retains its charge when the IC is off, the IC reaches regulation after multiple soft-start attempts.

MODE Pin

Logic 1 on this pin forces the IC to stay in PWM mode. A logic 0 allows the IC to automatically switch to PFM during light loads. If the MODE pin is toggled, the converter synchronizes its switching frequency to four times the frequency on the mode pin (f_{MODE}).

The MODE pin is internally buffered with a Schmitt trigger, which allows the MODE pin to be driven with slow rise and fall times. An asymmetric duty cycle for frequency synchronization is also permitted as long as the minimum time below $V_{\text{IL}(\text{MAX})}$ or above $V_{\text{IH}(\text{MAX})}$ is 100ns.

Current Limit, Fault Shutdown, and Restart

A heavy load or short circuit on the output causes the current in the inductor to increase until a maximum current threshold is reached in the high-side switch. Upon reaching this point, the high-side switch turns off, preventing high currents from causing damage. The regulator continues to limit the current cycle-by-cycle. After 21 μ s of current limit, the regulator triggers an over-current fault, causing the regulator to shut down for about 85 μ s before attempting a restart.

If the fault was caused by short circuit, the soft-start circuit attempts to restart and produces an over-current fault after about $32\mu s$, which results in a duty cycle of less than 30%, limiting power dissipation.

The closed-loop peak-current limit, $I_{LIM(PK)}$, is not the same as the open-loop tested current limit, $I_{LIM(OL)}$, in the Electrical Characteristics table. This is primarily due to the effect of propagation delays of the IC current limit comparator.

Under-Voltage Lockout (UVLO)

When EN is HIGH, the under-voltage lockout keeps the part from operating until the input supply voltage rises high enough to properly operate. This ensures no misbehavior of the regulator during startup or shutdown.

Thermal Shutdown (TSD)

When the die temperature increases, due to a high load condition and/or a high ambient temperature, the output switching is disabled until the temperature on the die has fallen sufficiently. The junction temperature at which the thermal shutdown activates is nominally 150°C with a 15°C hysteresis.

Minimum Off-Time Effect on Switching Frequency

 $t_{OFF(MIN)}$ is 50ns. This imposes constraints on the maximum $\frac{V_{OUT}}{V_{IN}}$ that the FAN5361 can provide, or the maximum

output voltage it can provide at low V_{IN} while maintaining a fixed switching frequency in PWM mode.

When V_{IN} is LOW, fixed switching is maintained as long as

$$\frac{V_{OUT}}{V_{IN}} \le 1 - t_{OFF(MIN)} \bullet f_{SW} \approx 0.7 .$$

The switching frequency drops when the regulator cannot provide sufficient duty cycle at 6MHz to maintain regulation. This occurs when V_{OUT} is greater than or equal to 1.82V and V_{IN} is below 2.9V at high load currents (see Figure 15).

The calculation for switching frequency is given by:

$$f_{SW} = \min\left(\frac{1}{t_{SW(MAX)}}, 6MHz\right)$$
 (3)

where:

$$t_{SW(MAX)} = 50 \, ns \, \bullet \left(1 + \frac{V_{OUT} + I_{OUT} \bullet R_{OFF}}{V_{IN} - I_{OUT} \bullet R_{ON} - V_{OUT}} \right) \tag{4}$$

where:

$$R_{OFF} = R_{DSON_N} + DCR_L$$

$$R_{ON} = R_{DSON_P} + DCR_L$$

Applications Information

Selecting the Inductor

The output inductor must meet both the required inductance and the energy handling capability of the application. The inductor value affects average current limit, the PWM-to-PFM transition point, output voltage ripple, and efficiency.

The ripple current (ΔI) of the regulator is:

$$\Delta I \approx \frac{V_{OUT}}{V_{IN}} \bullet \left(\frac{V_{IN} - V_{OUT}}{L \bullet f_{SW}} \right)$$
 (5)

The maximum average load current, $I_{MAX(LOAD)}$, is related to the peak current limit, $I_{LIM(PK)}$ by the ripple current, given by:

$$I_{MAX(LOAD)} = I_{LIM(PK)} - \frac{\Delta I}{2}$$
 (6)

The transition between PFM and PWM operation is determined by the point at which the inductor valley current crosses zero. The regulator DC current when the inductor current crosses zero, I_{DCM}, is:

$$I_{DCM} = \frac{\Delta I}{2} \tag{7}$$

The FAN5361 is optimized for operation with L = 470nH, but is stable with inductances up to 1.2 μ H (nominal). Up to 2.2 μ H(nominal) may be used; however, in that case, V_{IN} must be greater than or equal to 2.7V. The inductor should be rated to maintain at least 80% of its value at I_{LIM(PK)}.

Efficiency is affected by the inductor DCR and inductance value. Decreasing the inductor value for a given physical size typically decreases the DCR; but since ΔI increases, the RMS current increases, as do the core and skin effect losses.

$$I_{RMS} = \sqrt{I_{OUT(DC)}^2 + \frac{\Delta I^2}{12}}$$
 (8)

The increased RMS current produces higher losses through the R_{DS(ON)} of the IC MOSFETs, as well as the inductor DCR.

Increasing the inductor value produces lower RMS currents, but degrades transient response. For a given physical inductor size, increased inductance usually results in an inductor with lower saturation current and higher DCR.

Table 2 shows the effects of inductance higher or lower than the recommended 470nH on regulator performance.

Output Capacitor

Table 3 suggests 0402 capacitors. 0603 capacitors may further improve performance in that the effective capacitance is higher. This improves transient response and output ripple.

Increasing C_{OUT} has no effect on loop stability and can therefore be increased to reduce output voltage ripple or to improve transient response. Output voltage ripple, ΔV_{OUT} , is:

$$\Delta V_{OUT} = \Delta I \bullet \left(\frac{1}{8 \bullet C_{OUT} \bullet f_{SW}} + ESR \right)$$
 (9)

Input Capacitor

The $2.2\mu F$ ceramic input capacitor should be placed as close as possible between the VIN pin and GND to minimize the parasitic inductance. If a long wire is used to bring power to the IC, additional "bulk" capacitance (electrolytic or tantalum) should be placed between C_{IN} and the power source lead to reduce ringing that can occur between the inductance of the power source leads and C_{IN} .

The effective capacitance value decreases as V_{IN} increases due to DC bias effects.

Table 2. Effects of Changes in Inductor Value (from 470nH Recommended Value) on Regulator Performance

Inductor Value	I _{MAX(LOAD)}	$\Delta extsf{V}_{OUT}$	Transient Response
Increase	Increase	Decrease	Degraded
Decrease	Decrease	Increase	Improved

Table 3. Recommended Passive Components and their Variation Due to DC Bias

Component	Description	Vendor	Min.	Тур.	Max. ⁽⁵⁾	Comment
L1	470nH, 2012, 90mΩ,1.1A	Murata LQM21PNR47MC0 Murata LQM21PNR54MG0 Hitachi Metals HSLI-201210AG-R47		470nH	520nH	Minimum value occurs at maximum current
C _{IN}	2.2μF, 6.3V, X5R, 0402	Murata or Equivalent GRM155R60J225ME15 GRM188R60J225KE19D	1.0μF	2.2μF	2.4μF	Decrease primarily due to DC bias (V _{IN}) and elevated temperature
Соит	4.7μF, X5R, 0402	Murata or Equivalent GRM155R60G475M GRM155R60E475ME760	1.6μF	4.7μF	5.2μF	Decrease primarily due to DC bias (V _{OUT})

Note:

5. Higher inductance values are also acceptable. See "Selecting the Inductor" instructions in Applications Information.

PCB Layout Guidelines

There are only three external components: the inductor and the input and output capacitors. For any buck switcher IC, including the FAN5361, it is important to place a low-ESR input capacitor very close to the IC, as shown in Figure 41. The input capacitor ensures good input decoupling, which helps reduce noise appearing at the output terminals and ensures that the control sections of the IC do not behave

erratically due to excessive noise. This reduces switching cycle jitter and ensures good overall performance. It is important to place the common GND of C_{IN} and C_{OUT} as close as possible to the FAN5361 C2 terminal. There is some flexibility in moving the inductor further away from the IC; in that case, V_{OUT} should be considered at the C_{OUT} terminal.




Figure 41. PCB Layout Guidance

Physical Dimensions




Figure 42. 6-Bump WLCSP, 0.4mm Pitch

G. DRAWING FILENAME: UC006ACrev4.


Product-Specific Dimensions


Product	D	E	X	Υ
FAN5361UCX	1.370 +/-0.040	0.970 +/-0.040	0.285	0.285


Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.


Physical Dimensions







RECOMMENDED LAND PATTERN



BOTTOM VIEW

NOTES:

- A. OUTLINE BASED ON JEDEC REGISTRATION MO-229, VARIATION VCCC.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
- D. DRAWING FILENAME: MKT-UMLP06Crev1

Figure 43. 6-Lead, 2 x 2mm, Ultra-Thin Molded Leadless Package (UMLP)

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™ Auto-SPM™ AX-CAP™ Build it Now™ CorePLUS™ CorePOWER™ CROSSVOLT™ CTL™. Current Transfer Logic™ DEUXPEED Dual Cool™ EcoSPARK® EfficientMax™ ESBC™ Fairchild® Fairchild Semiconductor®

Fairchild Semicondui FACT Quiet Series™ FACT® FAST® FastvCore™ FETBench™

FAST®
FastvCore™
FETBench™
FlashWriter®*
FPS™
* Trademarks o

F-PFS™ FRFET®

Global Power Resources

Green FPS™ Green FPS™ e-Series™ Gmax™

GTOTM
IntelliMAXTM
ISOPLANARTM
MegaBuckTM
MICROCOUPLERTM

MicroFETTM
MicroPak7M
MicroPak27M
MillerDriveTM
MotionMax7M
Motion-SPMTM
mWSaverTM
OptoHiTTM
OPTOLOGIC®

PDP SPM™

OPTOPLANAR®

Power-SPM™ PowerTrench® PowerXS™

Programmable Active Droop™

QFET®
QS™
Quiet Series™
RapidConfigure™

Saving our world, 1mWWWkW at a time™

SignalWise™
SmartMax™
SMART START™
SPM®

STEALTH™
STEALTH™
SuperFET®
SuperSOT™.3
SuperSOT™.6
SuperSOT™.8
SupreMOS®
SyncFET™
Sync-Lock™

SYSTEM ...

The Power Franchise®
The Right Technology for Your Success™

P wer franchise TinyBoost™

TinyBuck™
TinyCalc™
TinyLogic®
TinyPower™
TinyPower™
TinyPvM™
TinyWire™
TripWire™
TRUECURRENT™
µSerDes™

Seroes
UHC®
Ultra FRFET™
UniFET™
VCX™
VisualMax™
XS™

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 152