

FEMTOCLOCKS™ CRYSTAL-TO-HSTL FREQUENCY SYNTHESIZER

ICS842256-24

GENERAL DESCRIPTION


The ICS842256-24 is a 6 differential HSTL output Synthesizer designed to generate reference clocks for SPI-4.2 and XAUI/XGMII 10Gb Ethernet interfaces and is a member of the HiPerClocks™ family of high performance clock solutions from IDT. Using a 31.25MHz, 18pF parallel resonant crystal, the following frequencies can be generated based on the settings of frequency select pins: 390.625MHz, 312.5MHz, 195.3125MHz and 156.25MHz.

The two banks have their own dedicated frequency select pins and can be independently set for the frequencies mentioned above. The ICS842256-24, with low phase noise VCO technology, can achieve 1ps or lower typical rms phase jitter, easily meeting SPI-4.2 and 10Gb Ethernet jitter requirements. The ICS842256-24 is packaged in a small 32-pin VFQFN package.


FEATURES

- Six differential HSTL output pairs
- Using a 31.25MHz crystal, the two output banks can be independently set for 390.625MHz, 312.5MHz, 195.3125MHz or 156.25MHz
- Crystal oscillator interface
- VCO: 1562.5MHz
- RMS phase jitter @ 156.25MHz (1.875MHz - 20MHz): 0.56ps (typical)
- Full 3.3V supply mode
- 0°C to 70°C ambient operating temperature
- Industrial temperature available upon request
- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages

BLOCK DIAGRAM



PIN ASSIGNMENT



The Preliminary Information presented herein represents a product in pre-production. The noted characteristics are based on initial product characterization and/or qualification. Integrated Device Technology, Incorporated (IDT) reserves the right to change any circuitry or specifications without notice.

TABLE 1. PIN DESCRIPTIONS

Number	Name	Type		Description
1	V _{DDO_A}	Power		Output supply pin for Bank A outputs.
2, 3 4, 5	QA0, nQA0 QA1, nQA1	Output		Differential clock outputs. HSTL interface levels.
6, 12, 17	GND	Power		Power supply ground.
7, 8 9, 10 13, 14 15, 16	QB0, nQB0 QB1, nQB1 QB2, nQB2 QB3, nQB3	Output		Differential clock outputs. HSTL interface levels.
11	V _{DDO_B}	Power		Output supply pins for Bank B outputs.
18, 27	V _{DD}	Power		Core supply pin.
19	OEA	Input	Pullup	Output enable pin for Bank A outputs. LVCMOS/LVTTL interface levels.
20	OEB	Input	Pullup	Output enable pin for Bank B outputs. LVCMOS/LVTTL interface levels.
21, 22	DIV_SEL_A0, DIV_SEL_A1	Input	Pulldown	Divide select pins for Bank A outputs. See Table 3A. LVCMOS/LVTTL interface levels.
23	DIV_SEL_B0	Input	Pulldown	Divide select pin for Bank B outputs. See Table 3B. LVCMOS/LVTTL interface levels.
24	DIV_SEL_B1	Input	Pullup	Divide select pin for Bank B outputs. See Table 3B. LVCMOS/LVTTL interface levels.
25	V _{DDA}	Power		Analog supply pin.
26	PLL_SEL	Input	Pullup	LVCMOS/LVTTL interface levels.
28	MR	Input	Pulldown	Active HIGH Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs (QA _x , QB _x) to go low and the inverted outputs (nQA _x , nQB _x) to go high. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels.
29	REF_CLK	Input	Pulldown	Single-ended LVCMOS/LVTTL reference clock input.
30	nXTAL_SEL	Input	Pulldown	Selects between the crystal or REF_CLK inputs as the PLL reference source. When HIGH, selects REF_CLK. When LOW, selects XTAL inputs. LVCMOS/LVTTL interface levels.
31, 32	XTAL_OUT, XTAL_IN	Input		Crystal oscillator interface. XTAL_OUT is the output. XTAL_IN is the input.

NOTE: *Pulldown and Pullup* refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ
R _{PULLUP}	Input Pullup Resistor			51		kΩ

TABLE 3A. BANK A FREQUENCY TABLE

Inputs			Feedback Divider	Bank A Output Divider	QA/nQA Output Frequency (MHz)
Crystal Frequency (MHz)	DIV_SEL_A1	DIV_SEL_A0			
31.25	0	0	25	4	390.625 (default)
31.25	0	1	25	5	312.5
31.25	1	0	25	8	195.3125
31.25	1	1	25	16	97.65625

TABLE 3B. BANK B FREQUENCY TABLE

Inputs			Feedback Divider	Bank B Output Divider	QB/nQB Output Frequency (MHz)
Crystal Frequency (MHz)	DIV_SEL_B1	DIV_SEL_B0			
31.25	0	0	25	2	390.625
31.25	0	1	25	4	195.3125
31.25	1	0	25	5	156.25 (default)
31.25	1	1	25	8	97.65625

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD}	4.6V
Inputs, V_I	-0.5V to $V_{DD} + 0.5V$
Outputs, I_O	
Continuous Current	10mA
Surge Current	15mA
Package Thermal Impedance, θ_{JA}	37°C/W (0 mps)
Storage Temperature, T_{STG}	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

TABLE 4A. POWER SUPPLY DC CHARACTERISTICS, $V_{DD} = V_{DDO_A}, V_{DDO_B} = 3.3V \pm 5\%$, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Core Supply Voltage		3.135	3.3	3.465	V
V_{DDA}	Analog Supply Voltage		$V_{DD} - 0.10$	3.3	V_{DD}	V
V_{DDO_A}, V_{DDO_B}	Output Supply Voltage		3.135	3.3	3.465	V
I_{DD}	Power Supply Current			160		mA
I_{DDA}	Analog Supply Current			10		mA
I_{DDO_A}, I_{DDO_B}	Output Supply Current	No Load		0		mA

TABLE 4B. LVCMOS / LVTTTL DC CHARACTERISTICS, $V_{DD} = V_{DDO_A} = V_{DDO_B} = 3.3V \pm 5\%$, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{IH}	Input High Voltage		2		$V_{DD} + 0.3$	V
V_{IL}	Input Low Voltage		-0.3		0.8	V
I_{IH}	Input High Current	REF_CLK, MR, DIV_SELA[0:1], DIV_SELB0, nXTAL_SEL	$V_{DD} = V_{IN} = 3.465V$		150	μA
		OEA, OEB, PLL_SEL, DIV_SELB1	$V_{DD} = V_{IN} = 3.465V$		5	μA
I_{IL}	Input Low Current	REF_CLK, MR, DIV_SELA[0:1], DIV_SELB0, nXTAL_SEL	$V_{DD} = 3.465V, V_{IN} = 0V$	-5		μA
		OEA, OEB, PLL_SEL, DIV_SELB1	$V_{DD} = 3.465V, V_{IN} = 0V$	-150		μA

TABLE 4C. HSTL DC CHARACTERISTICS, $V_{DD} = V_{DDO_A} = V_{DDO_B} = 3.3V \pm 5\%$, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{OH}	Output High Voltage; NOTE 1		1		1.4	V
V_{OL}	Output Low Voltage; NOTE 1		0		0.4	V
V_{OX}	Output Crossover Voltage; NOTE 2		40		60	%
V_{SWING}	Peak-to-Peak Output Voltage Swing		0.6		1.4	V

NOTE 1: Outputs terminated with 50 Ω to GND.

NOTE 2: Defined with respect to output voltage swing at a given condition.

TABLE 5. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fundamental			
Frequency			31.25		MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF
Drive Level				1	mW

NOTE: Characterized using an 18pF parallel resonant crystal.

TABLE 6. AC CHARACTERISTICS, $V_{DD} = V_{DDO_A}, V_{DDO_B} = 3.3V \pm 5\%$, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f_{OUT}	Output Frequency	QAx/nQAx	97.65625		390.625	MHz
		QBx/nQBx	97.65625		390.625	MHz
$t_{sk(o)}$	Output Skew; NOTE 1, 2	Outputs @ Same Frequency		TBD		ps
		Outputs @ Different Frequencies		TBD		ps
$t_{sk(b)}$	Bank Skew; NOTE 2, 3			TBD		ps
$f_{jit}(\emptyset)$	RMS Phase Jitter, Random; NOTE 4	390.625MHz (1.875MHz-20MHz)		0.60		ps
		312.5MHz (1.875MHz-20MHz)		0.58		ps
		195.3125MHz (1.875MHz-20MHz)		0.58		ps
		156.25MHz (1.875MHz-20MHz)		0.56		ps
t_R / t_F	Rise/Fall Time	20% to 80%		400		ps
odc	Output Duty Cycle			50		%


NOTE 1: Defined as skew between outputs at the same supply voltages and with equal load conditions. Measured at the output differential cross points.

NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.


NOTE 3: Defined as skew within a bank of outputs at the same supply voltage and with equal load conditions.

NOTE 4: Please refer to Phase Noise Plots.


TYPICAL PHASE NOISE AT 156.25MHz




PARAMETER MEASUREMENT INFORMATION




3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT




OUTPUT SKEW



BANK SKEW (where X denotes outputs in the same bank)




OUTPUT CROSSOVER VOLTAGE




$$\text{RMS Jitter} = \sqrt{\text{Area Under the Masked Phase Noise Plot}}$$

RMS PHASE JITTER



$$\text{odc} = \frac{t_{PW}}{t_{PERIOD}} \times 100\%$$

OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



OUTPUT RISE/FALL TIME

APPLICATION INFORMATION

POWER SUPPLY FILTERING TECHNIQUES

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS842256-24 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V_{DD} , V_{DDA} , V_{DDO_A} and V_{DDO_B} should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. *Figure 1* illustrates how a 10Ω resistor along with a $10\mu\text{F}$ and a $.01\mu\text{F}$ bypass capacitor should be connected to each V_{DDA} pin.




FIGURE 1. POWER SUPPLY FILTERING

RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS:

CRYSTAL INPUT:

For applications not requiring the use of the crystal oscillator input, both XTAL_IN and XTAL_OUT can be left floating. Though not required, but for additional protection, a $1\text{k}\Omega$ resistor can be tied from XTAL_IN to ground.

REF_CLK INPUT:

For applications not requiring the use of the reference clock, it can be left floating. Though not required, but for additional protection, a $1\text{k}\Omega$ resistor can be tied from the REF_CLK to ground.

LVC MOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A $1\text{k}\Omega$ resistor can be used.

OUTPUTS:

HSTL OUTPUT

All unused LVHSTL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

CRYSTAL INPUT INTERFACE

The ICS842256-24 has been characterized with 18pF parallel resonant crystals. The capacitor values shown in *Figure 2* below

were determined using a 31.25MHz, 18pF parallel resonant crystal and were chosen to minimize the ppm error.




FIGURE 2. CRYSTAL INPUT INTERFACE

LVC MOS TO XTAL INTERFACE

The XTAL_IN input can accept a single-ended LVC MOS signal through an AC coupling capacitor. A general interface diagram is shown in *Figure 3*. The XTAL_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVC MOS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output

impedance of the driver (R_o) plus the series resistance (R_s) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R_1 and R_2 in parallel should equal the transmission line impedance. For most 50Ω applications, R_1 and R_2 can be 100Ω. This can also be accomplished by removing R_1 and making R_2 50Ω.




FIGURE 3. GENERAL DIAGRAM FOR LVC MOS DRIVER TO XTAL INPUT INTERFACE

THERMAL RELEASE PATH

The expose metal pad provides heat transfer from the device to the P.C. board. The expose metal pad is ground pad connected to ground plane through thermal via. The exposed pad on the device to the exposed metal pad on the PCB is contacted

through solder as shown in *Figure 4*. For further information, please refer to the Application Note on Surface Mount Assembly of Amkor's Thermally /Electrically Enhance Leadframe Base Package, Amkor Technology.




FIGURE 4. P.C. BOARD FOR EXPOSED PAD THERMAL RELEASE PATH EXAMPLE

POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS842256-24. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS842256-24 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{DD} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = $V_{DD,MAX} * I_{DD,MAX} = 3.465V * 160mA = 554.40mW$
- Power (outputs)_{MAX} = **82.34mW/Loaded Output pair**
If all outputs are loaded, the total power is $6 \times 82.34mW = 494.04mW$

$$\text{Total Power}_{MAX} (3.465V, \text{ with all outputs switching}) = 554.40mW + 494.04mW = 1048.44mW$$

2. Junction Temperature.

Junction temperature, T_j , is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C.

The equation for T_j is as follows: $T_j = \theta_{JA} * Pd_{total} + T_A$

T_j = Junction Temperature

θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_{total} = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 37°C/W per Table 7 below.

Therefore, T_j for an ambient temperature of 70°C with all outputs switching is:

$$70^\circ\text{C} + 1.048W * 37^\circ\text{C}/\text{W} = 108.8^\circ\text{C}. \text{ This is well below the limit of } 125^\circ\text{C}.$$

This calculation is only an example. T_j will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

TABLE 7. THERMAL RESISTANCE θ_{JA} FOR 32-PIN VFQFN, FORCED CONVECTION

θ_{JA} vs. Air Flow (Meters per Second)			
	0	1	2.5
Multi-Layer PCB, JEDEC Standard Test Boards	37.0°C/W	32.4°C/W	29.0°C/W

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

HSTL output driver circuit and termination are shown in *Figure 5*.




FIGURE 5. HSTL DRIVER CIRCUIT AND TERMINATION

To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load.

Pd_H is power dissipation when the output drives high.

Pd_L is the power dissipation when the output drives low.

$$Pd_H = (V_{OH_MAX} / R_L) * (V_{DD_MAX} - V_{OH_MAX})$$

$$Pd_L = (V_{OL_MAX} / R_L) * (V_{DD_MAX} - V_{OL_MAX})$$

$$Pd_H = (1.4V/50\Omega) * (3.465 - 1.4V) = 57.82mW$$

$$Pd_L = 0.4V (50\Omega) * (3.465 - 0.4V) = 24.52mW$$

$$\text{Total Power Dissipation per output pair} = Pd_H + Pd_L = \mathbf{82.34mW}$$

RELIABILITY INFORMATION

TABLE 8. θ_{JA} vs. AIR FLOW TABLE FOR 32 LEAD VFQFN

θ_{JA} vs. Air Flow (Meters per Second)			
	0	1	2.5
Multi-Layer PCB, JEDEC Standard Test Boards	37.0°C/W	32.4°C/W	29.0°C/W

TRANSISTOR COUNT

The transistor count for ICS842256-24 is: 2364

PACKAGE OUTLINE - K SUFFIX FOR 32 LEAD VFQFN




TABLE 9. PACKAGE DIMENSIONS

SYMBOL	JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS		
	VHHD-2		
	MINIMUM	NOMINAL	MAXIMUM
N	32		
A	0.80	--	1.00
A1	0	--	0.05
A3	0.25 Ref.		
b	0.18	0.25	0.30
N _D			8
N _E			8
D	5.00 BASIC		
D2	1.25	2.25	3.25
E	5.00 BASIC		
E2	1.25	2.25	3.25
e	0.50 BASIC		
L	0.30	0.40	0.50

Reference Document: JEDEC Publication 95, MO-220

TABLE 10. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
842256CK-24	ICS42256C24	32 Lead VFQFN	Tray	0°C to 70°C
842256CK-24T	ICS42256C24	32 Lead VFQFN	1000 Tape & Reel	0°C to 70°C
842256CK-24LF	ICS2256C24L	32 Lead "Lead-Free" VFQFN	Tray	0°C to 70°C
842256CK-24LFT	ICS2256C24L	32 Lead "Lead-Free" VFQFN	1000 Tape & Reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature ranges, high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015
408-284-8200
Fax: 408-284-2775

For Tech Support

netcom@idt.com
480-763-2056

Corporate Headquarters

Integrated Device Technology, Inc.
6024 Silver Creek Valley Road
San Jose, CA 95138
United States
800 345 7015
+408 284 8200 (outside U.S.)

Asia Pacific and Japan

Integrated Device Technology
Singapore (1997) Pte. Ltd.
Reg. No. 199707558G
435 Orchard Road
#20-03 Wisma Atria
Singapore 238877
+65 6 887 5505

Europe

IDT Europe, Limited
321 Kingston Road
Leatherhead, Surrey
KT22 7TU
England
+44 (0) 1372 363 339
Fax: +44 (0) 1372 378851



www.IDT.com