

Features

- ◆ 128K x 8 advanced high-speed CMOS static RAM
- ◆ JEDEC revolutionary pinout (center power/GND) for reduced noise.
- ◆ Equal access and cycle times
 - Commercial and Industrial: 12/15/20ns
- ◆ One Chip Select plus one Output Enable pin
- ◆ Bidirectional inputs and outputs directly TTL-compatible
- ◆ Low power consumption via chip deselect
- ◆ Available in a 32-pin 400 mil Plastic SOJ.


Description

The IDT71124 is a 1,048,576-bit high-speed static RAM organized as 128K x 8. It is fabricated using IDT's high-performance, high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs. The JEDEC centerpower/GND pinout reduces noise generation and improves system performance.

The IDT71124 has an output enable pin which operates as fast as 6ns, with address access times as fast as 12ns available. All bidirectional inputs and outputs of the IDT71124 are TTL-compatible and operation is from a single 5V supply. Fully static asynchronous circuitry is used; no clocks or refreshes are required for operation.

The IDT71124 is packaged in a 32-pin 400 mil Plastic SOJ.

Functional Block Diagram



3514 drw 01

OCTOBER 2008

Pin Configuration

A0	1	32	A16
A1	2	31	A15
A2	3	30	A14
A3	4	29	A13
CS	5	28	OE
I/O0	6	27	I/O7
I/O1	7	26	I/O6
Vcc	8	25	GND
GND	9	24	Vcc
I/O2	10	23	I/O5
I/O3	11	22	I/O4
WE	12	21	I/O12
A4	13	20	A11
A5	14	19	A10
A6	15	18	A9
A7	16	17	A8

SO32-3

3514 drw 02

SOJ Top View

Truth Table^(1,2)

\overline{CS}	\overline{OE}	\overline{WE}	I/O	Function
L	L	H	DATAOUT	Read Data
L	X	L	DATAIN	Write Data
L	H	H	High-Z	Output Disabled
H	X	X	High-Z	Deselected - Standby (Isb)
$V_{HC}^{(3)}$	X	X	High-Z	Deselected - Standby (Isb1)

3514 drw 01

NOTES:

1. $H = V_{IH}$, $L = V_{IL}$, $X = \text{Don't care}$.
2. $VLC = 0.2V$, $VHC = VCC - 0.2V$.
3. Other inputs $\geq VHC$ or $\leq VLC$.

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Value	Unit
$V_{TERM}^{(2)}$	Terminal Voltage with Respect to GND	-0.5 to +7.0 ⁽²⁾	V
T_A	Operating Temperature	0 to +70	°C
T_{BIAS}	Temperature Under Bias	-55 to +125	°C
T_{STG}	Storage Temperature	-55 to +125	°C
P_T	Power Dissipation	1.25	W
I_{OUT}	DC Output Current	50	mA

3514 tbl 02

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V_{TERM} must not exceed $Vcc + 0.5V$.

Capacitance ($T_A = +25^\circ\text{C}$, $f = 1.0\text{MHz}$)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C_{IN}	Input Capacitance	$V_{IN} = 3\text{dV}$	8	pF
$C_{I/O}$	I/O Capacitance	$V_{OUT} = 3\text{dV}$	8	pF

3514 tbl 03

NOTE:
1. This parameter is guaranteed by device characterization, but is not production tested.

Recommended Operating Temperature and Supply Voltage

Grade	Temperature	GND	Vcc
Commercial	0°C to $+70^\circ\text{C}$	0V	$5.0V \pm 10\%$
Industrial	-40°C to $+85^\circ\text{C}$	0V	$5.0V \pm 10\%$

3514 tbl 04

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
V_{IH}	Input High Voltage	2.2	—	$V_{CC} + 0.5$	V
V_{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

3514 tbl 05

DC Electrical Characteristics

($V_{CC} = 5.0V \pm 10\%$, Commercial and Industrial Temperature Ranges)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
$ I_{IL} $	Input Leakage Current	$V_{CC} = \text{Max.}$, $V_{IN} = \text{GND to } V_{CC}$	—	5	μA
$ I_{LO} $	Output Leakage Current	$V_{CC} = \text{Max.}$, $\bar{CS} = V_{IH}$, $V_{OUT} = \text{GND to } V_{CC}$	—	5	μA
V_{OL}	Output Low Voltage	$I_{OL} = 8\text{mA}$, $V_{CC} = \text{Min.}$	—	0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -4\text{mA}$, $V_{CC} = \text{Min.}$	2.4	—	V

3514 tbl 06

DC Electrical Characteristics⁽¹⁾

($V_{CC} = 5.0V \pm 10\%$, $V_{LC} = 0.2V$, $V_{HC} = V_{CC} - 0.2V$)

Symbol	Parameter	71124S12		71124S15		71124S20		Unit
		Com'l.	Ind.	Com'l.	Ind.	Com'l.	Ind.	
I_{CC}	Dynamic Operating Current $\bar{CS} \leq V_{IL}$, Outputs Open, $V_{CC} = \text{Max.}$, $f = f_{MAX}^{(2)}$	160	160	155	155	140	140	mA
I_{SB}	Standby Power Supply Current (TTL Level) $\bar{CS} \geq V_{IH}$, Outputs Open, $V_{CC} = \text{Max.}$, $f = f_{MAX}^{(2)}$	40	40	40	40	40	40	mA
I_{SB1}	Full Standby Power Supply Current (CMOS Level) $\bar{CS} \geq V_{HC}$, Outputs Open, $V_{CC} = \text{Max.}$, $f = 0^{(2)}$ $V_{IN} \leq V_{LC}$ or $V_{IN} \geq V_{HC}$	10	10	10	10	10	10	mA

3514 tbl 07

NOTES:

1. All values are maximum guaranteed values.
2. $f_{MAX} = 1/\tau_{RC}$ (all address inputs are cycling at f_{MAX}); $f = 0$ means no address input lines are changing.

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figure 1 and 2

3514 tbl 08

AC Test Loads





Figure 1. AC Test Load



*Including jig and scope capacitance.

Figure 2. AC Test Load
(for t_{CLZ} , t_{OLZ} , t_{CHZ} , t_{OHZ} , t_{OW} , and t_{WHZ})

AC Electrical Characteristics
($V_{CC} = 5.0V \pm 10\%$, Commercial and Industrial Temperature Ranges)


Symbol	Parameter	71124S12		71124S15		71124S20		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE								
t_{RC}	Read Cycle Time	12	—	15	—	20	—	ns
t_{AA}	Address Access Time	—	12	—	15	—	20	ns
t_{ACS}	Chip Select Access Time	—	12	—	15	—	20	ns
$t_{CLZ}^{(1)}$	Chip Select to Output in Low-Z	3	—	3	—	3	—	ns
$t_{CHZ}^{(1)}$	Chip Deselect to Output in High-Z	0	6	0	7	0	8	ns
t_{OE}	Output Enable to Output Valid	—	6	—	7	—	8	ns
$t_{OLZ}^{(1)}$	Output Enable to Output in Low-Z	0	—	0	—	0	—	ns
$t_{OHZ}^{(1)}$	Output Disable to Output in High-Z	0	5	0	5	0	7	ns
t_{OH}	Output Hold from Address Change	4	—	4	—	4	—	ns
$t_{PUP}^{(1)}$	Chip Select to Power-Up Time	0	—	0	—	0	—	ns
$t_{PD}^{(1)}$	Chip Deselect to Power-Down Time	—	12	—	15	—	20	ns
WRITE CYCLE								
t_{WC}	Write Cycle Time	12	—	15	—	20	—	ns
t_{AW}	Address Valid to End of Write	8	—	12	—	15	—	ns
t_{CW}	Chip Select to End of Write	8	—	12	—	15	—	ns
t_{AS}	Address Set-up Time	0	—	0	—	0	—	ns
t_{WP}	Write Pulse Width	8	—	12	—	15	—	ns
t_{WR}	Write Recovery Time	0	—	0	—	0	—	ns
t_{DW}	Data Valid to End-of-Write	6	—	8	—	9	—	ns
t_{DH}	Data Hold Time	0	—	0	—	0	—	ns
$t_{OW}^{(1)}$	Output active from End-of-Write	3	—	3	—	4	—	ns
$t_{WHZ}^{(1)}$	Write Enable to Output in High-Z	0	5	0	5	0	8	ns

NOTE:


1. This parameter guaranteed with the AC load (Figure 2) by device characterization, but is not production tested.

3514 tbl 09

Timing Waveform of Read Cycle No. 1⁽¹⁾




Timing Waveform of Read Cycle No. 2^(1,2,4)




NOTES:

- WE is HIGH for Read Cycle.
- Device is continuously selected, \overline{CS} is LOW.
- Address must be valid prior to or coincident with the later of \overline{CS} transition LOW; otherwise t_{AA} is the limiting parameter.
- \overline{OE} is LOW.
- Transition is measured $\pm 200\text{mV}$ from steady state.

Timing Waveform of Write Cycle No. 1 (\overline{WE} Controlled Timing)^(1,2,4)




Timing Waveform of Write Cycle No. 2 (\overline{CS} Controlled Timing)^(1,4)



NOTES:

1. A write occurs during the overlap of a LOW \overline{CS} and a LOW \overline{WE} .
2. \overline{OE} is continuously HIGH. During a \overline{WE} controlled write cycle with \overline{OE} LOW, t_{WP} must be greater than or equal to $t_{WHZ} + t_{OW}$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{OW} . If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the minimum write pulse is the specified t_{WP} .
3. During this period, I/O pins are in the output state, and input signals must not be applied.
4. If the \overline{CS} LOW transition occurs simultaneously with or after the \overline{WE} LOW transition, the outputs remain in a high impedance state. \overline{CS} must be active during the t_{CW} write period.
5. Transition is measured ± 200 mV from steady state.

Ordering Information



3514 drw 09

Datasheet Document History

8/5/99		Updated to new format
	Pg. 3	Removed military entries on DC table
	Pg. 4	Removed Note 1 and renumbered footnotes
	Pg. 6	Revised footnotes on Write Cycle No. 1 diagram
8/13/99	Pg. 8	Added Datasheet Document History
9/30/99	Pg. 1, 3, 4, 7	Added 12ns, 15ns, and 20ns industrial temperature speed grade offerings
2/18/00	Pg. 3	Revise I _{SB} for Industrial Temperature offerings to meet commercial specifications
3/14/00	Pg. 3	Revised I _{SB} to accommodate speed functionality
4/01/00	Pg. 4	Tightened t _{AW} , t _{CW} , t _{WP} and t _{DW} within the AC Electrical Characteristics
8/09/00		Not recommended for new designs
02/01/01		Removed "Not recommended for new designs"
10/23/08	Pg. 7	Removed "IDT" from the orderable part number.



CORPORATE HEADQUARTERS
6024 Silver Creek Valley Road
San Jose, CA 95138

for SALES:
800-345-7015 or
408-284-8200
fax: 408-284-2775

for Tech Support:
ipchelp@idt.com
800-345-7015