






Power MOSFET

PRODUCT SUMMARY

V_{DS} (V)	600	
$R_{DS(on)}$ (Ω)	$V_{GS} = 10\text{ V}$	2.2
Q_g (Max.) (nC)	23	
Q_{gs} (nC)	5.4	
Q_{gd} (nC)	11	
Configuration	Single	

I²PAK (TO-262) D²PAK (TO-263)



N-Channel MOSFET

FEATURES

- Low Gate Charge Q_g Results in Simple Drive Requirement
- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche Voltage and Current
- Effective C_{oss} Specified
- Lead (Pb)-free Available



RoHS*
COMPLIANT

APPLICATIONS

- Switch Mode Power Supply (SMPS)
- Uninterruptible Power Supply
- High Speed Power Switching

TYPICAL SMPS TOPOLOGIES

- Single Transistor Flyback

ORDERING INFORMATION

Package	D ² PAK (TO-263)	D ² PAK (TO-263)	D ² PAK (TO-263)	I ² PAK (TO-262)
Lead (Pb)-free	IRFBC30ASPbF	IRFBC30ASTRLPbF ^a	IRFBC30ASTRRPbF ^a	IRFBC30ALPbF
	SiHFBC30AS-E3	SiHFBC30ASTL-E3 ^a	SiHFBC30ASTR-E3 ^a	SiHFBC30AL-E3
SnPb	IRFBC30AS	IRFBC30ASTRL ^a	IRFBC30ASTRR ^a	IRFBC30AL
	SiHFBC30AS	SiHFBC30ASTL ^a	SiHFBC30ASTR ^a	SiHFBC30AL

Note

a. See device orientation.

ABSOLUTE MAXIMUM RATINGS $T_C = 25\text{ }^\circ\text{C}$, unless otherwise noted

PARAMETER			SYMBOL	LIMIT	UNIT
Drain-Source Voltage			V _{DS}	600	V
Gate-Source Voltage			V _{GS}	± 30	
Continuous Drain Current	V _{GS} at 10 V	T _C = 25 °C	I _D	3.6	A
		T _C = 100 °C		2.3	
Pulsed Drain Current ^{a, e}			I _{DM}	14	
Linear Derating Factor				0.69	W/°C
Single Pulse Avalanche Energy ^b			E _{AS}	290	mJ
Avalanche Current ^a			I _{AR}	3.6	A
Repetitiive Avalanche Energy ^a			E _{AR}	7.4	mJ
Maximum Power Dissipation	T _C = 25 °C		P _D	74	W
Peak Diode Recovery dV/dt ^{c, e}			dV/dt	7.0	V/ns
Operating Junction and Storage Temperature Range			T _J , T _{stg}	- 55 to + 150	°C
Soldering Recommendations (Peak Temperature)	for 10 s			300 ^d	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Starting $T_J = 25\text{ }^\circ\text{C}$, $L = 46\text{ mH}$, $R_G = 25\text{ }\Omega$, $I_{AS} = 3.6\text{ A}$ (see fig. 12).

c. $I_{SD} \leq 3.6\text{ A}$, $dI/dt \leq 170\text{ A}/\mu\text{s}$, $V_{DD} \leq V_{DS}$, $T_J \leq 150\text{ }^\circ\text{C}$.

d. 1.6 mm from case.

e. Uses IRFBC30A/SiHFBC30A data and test conditions.

* Pb containing terminations are not RoHS compliant, exemptions may apply

THERMAL RESISTANCE RATINGS

PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient (PCB Mounted, steady-state) ^a	R_{thJA}	-	40	°C/W
Maximum Junction-to-Case (Drain)	R_{thJC}	-	1.7	

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

SPECIFICATIONS $T_J = 25\text{ °C}$, unless otherwise noted





PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static							
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} = 0 V, I _D = 250 μA		600	-	-	V
V _{DS} Temperature Coefficient	ΔV _{DS} /T _J	Reference to 25 °C, I _D = 1 mA ^d		-	0.67	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250 μA		2.0	-	4.5	V
Gate-Source Leakage	I _{GSS}	V _{GS} = ± 30 V		-	-	± 100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 600 V, V _{GS} = 0 V		-	-	25	μA
		V _{DS} = 480 V, V _{GS} = 0 V, T _J = 125 °C		-	-	250	
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 2.2 A ^b	-	-	2.2	Ω
Forward Transconductance	g _{fs}	V _{DS} = 50 V, I _D = 2.2 A		2.1	-	-	S
Dynamic							
Input Capacitance	C _{iss}	V _{GS} = 0 V, V _{DS} = 25 V, f = 1.0 MHz, see fig. 5		-	510	-	pF
Output Capacitance	C _{oss}			-	70	-	
Reverse Transfer Capacitance	C _{rss}			-	3.5	-	
Output Capacitance	C _{oss}	V _{GS} = 0 V	V _{DS} = 1.0 V, f = 1.0 MHz	-	730	-	pF
			V _{DS} = 480 V, f = 1.0 MHz	-	19	-	
Effective Output Capacitance	C _{oss} eff.		V _{DS} = 0 V to 480 V ^c	-	31	-	
Total Gate Charge	Q _g	V _{GS} = 10 V	I _D = 3.6 A, V _{DS} = 480 V, see fig. 6 and 13 ^b	-	-	23	nC
Gate-Source Charge	Q _{gs}			-	-	5.4	
Gate-Drain Charge	Q _{gd}			-	-	11	
Turn-On Delay Time	t _{d(on)}	V _{DD} = 300 V, I _D = 3.6 A, R _G = 12 Ω, R _D = 82 Ω, see fig. 10 ^{b, d}		-	9.8	-	ns
Rise Time	t _r			-	13	-	
Turn-Off Delay Time	t _{d(off)}			-	19	-	
Fall Time	t _f			-	12	-	
Drain-Source Body Diode Characteristics							
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode 		-	-	3.6	A
Pulsed Diode Forward Current ^a	I _{SM}			-	-	14	
Body Diode Voltage	V _{SD}	T _J = 25 °C, I _S = 3.6 A, V _{GS} = 0 V ^b		-	-	1.6	V
Body Diode Reverse Recovery Time	t _{rr}	T _J = 25 °C, I _F = 3.6 A, dI/dt = 100 A/μs ^b ,		-	400	600	ns
Body Diode Reverse Recovery Charge	Q _{rr}			-	1.1	1.7	μC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L _S and L _D)					

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
b. Pulse width $\leq 300\text{ }\mu\text{s}$; duty cycle $\leq 2\%$.
c. $C_{oss\text{ eff.}}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80 % V_{DS} .
d. Uses IRFBC30A/SiHFBC30A data and test conditions.



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 12d - Typical Drain-to-Source Voltage vs. Avalanche Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit

Peak Diode Recovery dV/dt Test Circuit



* $V_{GS} = 5 V$ for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?91109>.



Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.