

IRFZ34NS/L

HEXFET® Power MOSFET

- Advanced Process Technology
- Surface Mount (IRFZ34NS)
- Low-profile through-hole (IRFZ34NL)
- 175°C Operating Temperature
- Fast Switching
- Fully Avalanche Rated

Description

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.

The D²Pak is a surface mount power package capable of accommodating die sizes up to HEX-4. It provides the highest power capability and the lowest possible on-resistance in any existing surface mount package. The D²Pak is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0W in a typical surface mount application.


The through-hole version (IRFZ34NL) is available for low-profile applications.

Absolute Maximum Ratings


	Parameter	Max.	Units
I_D @ $T_C = 25^\circ\text{C}$	Continuous Drain Current, V_{GS} @ 10V ^⑤	29	A
I_D @ $T_C = 100^\circ\text{C}$	Continuous Drain Current, V_{GS} @ 10V ^⑤	20	
I_{DM}	Pulsed Drain Current ^{①⑤}	100	
P_D @ $T_A = 25^\circ\text{C}$	Power Dissipation	3.8	W
P_D @ $T_C = 25^\circ\text{C}$	Power Dissipation	68	W
	Linear Derating Factor	0.45	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
E_{AS}	Single Pulse Avalanche Energy ^{②⑤}	130	mJ
I_{AR}	Avalanche Current ^①	16	A
E_{AR}	Repetitive Avalanche Energy ^①	5.6	mJ
dv/dt	Peak Diode Recovery dv/dt ^{③⑤}	5.0	V/ns
T_J	Operating Junction and	-55 to + 175	°C
T_{STG}	Storage Temperature Range		
	Soldering Temperature, for 10 seconds		

Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	2.2	°C/W
$R_{\theta JA}$	Junction-to-Ambient (PCB mount) **	—	40	




$V_{DSS} = 55\text{V}$
$R_{DS(on)} = 0.040\Omega$
$I_D = 29\text{A}$



Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	55	—	—	V	$V_{GS} = 0V$, $I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.052	—	V/ $^\circ\text{C}$	Reference to 25°C , $I_D = 1mA$ ⑤
$R_{DS(ON)}$	Static Drain-to-Source On-Resistance	—	—	0.040	Ω	$V_{GS} = 10V$, $I_D = 16A$ ④
$V_{GS(th)}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{DS} = V_{GS}$, $I_D = 250\mu A$
g_{fs}	Forward Transconductance	6.5	—	—	S	$V_{DS} = 25V$, $I_D = 16A$
I_{DSS}	Drain-to-Source Leakage Current	—	—	25	μA	$V_{DS} = 55V$, $V_{GS} = 0V$
		—	—	250		$V_{DS} = 44V$, $V_{GS} = 0V$, $T_J = 150^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{GS} = -20V$
Q_g	Total Gate Charge	—	—	34	nC	$I_D = 16A$
Q_{gs}	Gate-to-Source Charge	—	—	6.8		$V_{DS} = 44V$
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	—	14		$V_{GS} = 10V$, See Fig. 6 and 13 ④⑤
$t_{d(on)}$	Turn-On Delay Time	—	7.0	—	ns	$V_{DD} = 28V$
t_r	Rise Time	—	49	—		$I_D = 16A$
$t_{d(off)}$	Turn-Off Delay Time	—	31	—		$R_G = 18\Omega$
t_f	Fall Time	—	40	—		$R_D = 1.8\Omega$, See Fig. 10 ④⑤
L_S	Internal Source Inductance	—	7.5	—	nH	Between lead, and center of die contact
C_{iss}	Input Capacitance	—	700	—	pF	$V_{GS} = 0V$
C_{oss}	Output Capacitance	—	240	—		$V_{DS} = 25V$
C_{rss}	Reverse Transfer Capacitance	—	100	—		$f = 1.0MHz$, See Fig. 5⑤

Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I_S	Continuous Source Current (Body Diode)	—	—	29	A	MOSFET symbol showing the integral reverse p-n junction diode. 
I_{SM}	Pulsed Source Current (Body Diode) ①	—	—	100		
V_{SD}	Diode Forward Voltage	—	—	1.6	V	$T_J = 25^\circ\text{C}$, $I_S = 16A$, $V_{GS} = 0V$ ④
t_{rr}	Reverse Recovery Time	—	57	86	ns	$T_J = 25^\circ\text{C}$, $I_F = 16A$
Q_{rr}	Reverse Recovery Charge	—	130	200	nC	$di/dt = 100A/\mu s$ ④⑤
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S + L_D$)				

Notes:

① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)

② $V_{DD} = 25V$, starting $T_J = 25^\circ\text{C}$, $L = 610\mu H$
 $R_G = 25\Omega$, $I_{AS} = 16A$. (See Figure 12)

③ $I_{SD} \leq 16 A$, $di/dt \leq 420A/\mu s$, $V_{DD} \leq V_{(BR)DSS}$,
 $T_J \leq 175^\circ\text{C}$

④ Pulse width $\leq 300\mu s$; duty cycle $\leq 2\%$.

⑤ Uses IRFZ34N data and test conditions

** When mounted on 1" square PCB (FR-4 or G-10 Material).

For recommended footprint and soldering techniques refer to application note #AN-994.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage





Fig 8. Maximum Safe Operating Area



Case Temperature




Fig 10a. Switching Time Test Circuit





Fig 10b. Switching Time Waveforms






Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current






Fig 13b. Gate Charge Test Circuit

Peak Diode Recovery dv/dt Test Circuit



* $V_{GS} = 5V$ for Logic Level Devices

Fig 14. For N-Channel HEXFETS

The technical drawing illustrates the dimensions of a 3-lead gate array package. It includes three views: a top view, a side view, and a minimum recommended footprint view.

Top View Dimensions:

- Overall width: 10.54 (.415) and 10.29 (.405)
- Lead pitch: 1.40 (.055) MAX.
- Lead width: 1.78 (.070) and 1.27 (.050)
- Lead spacing: 1.40 (.055) and 1.14 (.045) (3X)
- Lead thickness: 0.93 (.037) and 0.69 (.027) (3X)
- Package width: 5.08 (.200)
- Package thickness: 0.25 (.010) (M)
- Package width: 0.25 (.010) (M)
- Package width: 0.25 (.010) (M)

Side View Dimensions:

- Lead height: 4.69 (.185) and 4.20 (.165)
- Lead width: 1.32 (.052) and 1.22 (.048)
- Lead thickness: 2.79 (.110) and 2.29 (.090)
- Lead spacing: 5.28 (.208) and 4.78 (.188)
- Lead thickness: 0.55 (.022) and 0.46 (.018)
- Lead width: 1.39 (.055) and 1.14 (.045)

Footprint View Dimensions:

- Overall width: 10.16 (.400) REF.
- Lead height: 6.47 (.255) and 6.18 (.243)
- Lead width: 2.61 (.103) and 2.32 (.091)
- Lead spacing: 8.89 (.350) REF.

MINIMUM RECOMMENDED FOOTPRINT


LEAD ASSIGNMENTS

- 1 - GATE
- 2 - DRAIN
- 3 - SOURCE

NOTES:


- 1 DIMENSIONS AFTER SOLDER DIP.
- 2 DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.
- 3 CONTROLLING DIMENSION : INCH.
- 4 HEATSINK & LEAD DIMENSIONS DO NOT INCLUDE BURRS.

D²Pak



Package Outline


TO-262 Outline



Part Marking Information


TO-262

EXAMPLE: THIS IS AN IRL3103L
LOT CODE 1789
ASSEMBLED ON WW 19, 1997
IN THE ASSEMBLY LINE "C"



Tape & Reel Information

D²Pak



International
IOR Rectifier

WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, Tel: (310) 322 3331

EUROPEAN HEADQUARTERS: Hurst Green, Oxted, Surrey RH8 9BB, UK Tel: ++ 44 1883 732020

IR CANADA: 7321 Victoria Park Ave., Suite 201, Markham, Ontario L3R 2Z8, Tel: (905) 475 1897

IR GERMANY: Saalburgstrasse 157, 61350 Bad Homburg Tel: ++ 49 6172 96590

IR ITALY: Via Liguria 49, 10071 Borgaro, Torino Tel: ++ 39 11 451 0111

IR FAR EAST: K&H Bldg., 2F, 30-4 Nishi-Ikebukuro 3-Chome, Toshima-Ku, Tokyo Japan 171 Tel: 81 3 3983 0086

IR SOUTHEAST ASIA: 315 Outram Road, #10-02 Tan Boon Liat Building, Singapore 0316 Tel: 65 221 8371

<http://www.irf.com/> Data and specifications subject to change without notice.

8/97

Note: For the most current drawings please refer to the IR website at:
<http://www.irf.com/package/>