

L9942


Integrated stepper motor driver for bipolar stepper motors with microstepping and programmable current profile

Features

- Two full bridges for max. 1.3 A load $(R_{DSON} = 500 \text{ m}\Omega)$
- Programmable current waveform with look-up table: 9 entries with 5 bit resolution
- Current regulation by integrated PWM controller and internal current sensing
- Programmable stepping mode: full, half, mini and microstepping
- Programmable slew rate for EMC and power dissipation optimization
- Programmable Fast-, Slow-, Mixed- and Auto-Decay Mode
- Full-scale current programmable with 3 bit resolution
- Programmable stall detection
- Step clock input for reduced μController requirements
- Very low current consumption in standby mode $I_S < 3 \ \mu A, \ typ. \ T_i \le 85 \ ^{\circ}C$
- All outputs short circuit protected with openload, overload current, temperature warning and thermal shutdown
- The PWM signal of the internal PWM controller is available as digital output.
- All parameters are guaranteed for 3 V < Vcc <5.3 V and for 7 V < Vs < 20 V

Applications

Stepper motor driver for bipolar stepper motors in automotive applications like light levelling, Bending light and Throttle control.



Description

The L9942 is an integrated stepper motor driver for bipolar stepper motors with microstepping and programmable current profile look-up-table to allow a flexible adaptation of the stepper motor characteristics and intended operating conditions. It is possible to use different current profiles depending on target criteria: audible noise, vibrations, rotation speed or torque. The decay mode used in PWM-current control circuit can be programmed to slow-, fast-, mixed-and autodecay. In autodecay mode device will use slow decay mode if the current for the next step will increase and the fast decay or mixed decay mode if the current will decrease. The programmable stall detection is useful in case of head lamp leveling and bending light application, by preventing to run the motor too long time in stall for position alignment. If a stall is detected, the alignment process is closed and the noise is minimized.

Table 1. Device summary

Order code	Junction temp. range, °C	Package	Packing
L9942XP1	-40 to 150	PowerSSO24	Tube
L9942XP1TR	-40 to 150	PowerSSO24	Tape and reel

May 2009 Doc ID 11778 Rev 6 1/40

Contents L9942

Contents

1	Bloc	k diagra	am and pin information	6
2	Devi	ce desc	ription	9
	2.1	Dual p	ower supply: V _S and V _{CC}	9
	2.2		y mode	
	2.3	Diagno	ostic functions	9
	2.4	Overvo	oltage and undervoltage detection	9
	2.5	Tempe	rature warning and thermal shutdown	10
	2.6	Inducti	ve loads	10
	2.7	Cross-	current protection	10
	2.8	PWM o	current regulation	10
	2.9	Decay	modes	10
	2.10	Overcu	ırrent detection	11
	2.11	Open I	oad detection	11
	2.12	Steppii	ng modes	11
	2.13	Decay	modes	13
3	Elect	rical sp	pecifications	14
	3.1	Absolu	te maximum ratings	14
	3.2	ESD p	rotection	14
	3.3	Therma	al data	15
	3.4	Electric	cal characteristics	16
		3.4.1	Supply	16
		3.4.2	Over- and undervoltage detection	17
		3.4.3	Reference current output	17
		3.4.4	Charge pump output	18
		3.4.5	Outputs: Qxn (x = A; B n = 1; 2)	18
		3.4.6	PWM control	20
4	Func	tional c	lescription of the logic with SPI	21
	4.1	Motor	stepping clock input (STEP)	21
	4.2	PWM o	output (PWM)	21
	4.3	Serial _I	peripheral interface (SPI)	21
2/40			Doc ID 11778 Rev 6	47
			DOCID TITTO TIEV 0	— <i>j</i>

L9942 Contents

9	Revis	sion history . .
8	Packa	age information
	7.3	Load current control and detection of overcurrent (shortages at outputs) 33
	7.2	Step clock input
	7.1	Stall detection
7	Appe	ndix
	6.6	STEP timing 30
	6.5	CSN timing
	6.4	Output: DO timing
	6.3	Outputs: DO, PWM
	6.2	DI timing
	6.1	Inputs: CSN, CLK, STEP, EN and DI
6	Logic	with SPI - electrical characteristics
		5.8.3 PWM monitoring for stall detection
		5.8.2 SPI communication monitoring
		5.8.1 Fault condition
	5.8	Auxiliary logic blocks
	5.7	Register 7
	5.6	Register 6
	5.5	Register 4 and 5
	5.4	Register 3
	5.3	Register 2
	5.2	Register 1
_	5.1	Register 0
5	SPI -	control and status registers
	4.8	Data register
	4.7	Serial clock (CLK)
	4.6	Serial data out (DO)
	4.5	Serial data in (DI)
	4.4	Chip select not (CSN)



List of tables L9942

List of tables

rable r.	Device summary	. 1
Table 2.	Pin description	. 7
Table 3.	Truth table	11
Table 4.	Absolute maximum ratings	14
Table 5.	ESD protection	
Table 6.	Operating junction temperature	15
Table 7.	Temperature warning and thermal shutdown	15
Table 8.	Supply	16
Table 9.	Over- and undervoltage detection	17
Table 10.	Reference current output	17
Table 11.	Charge pump output	18
Table 12.	Outputs: Qxn (x = A; B n =1; 2)	18
Table 13.	PWM control (see Figure 4 and Figure 7)	20
Table 14.	Register 0	23
Table 15.	Register 1	24
Table 16.	Register 2	24
Table 17.	Register 3	25
Table 18.	Register 4 and 5	25
Table 19.	Register 6	26
Table 20.	Register 7	26
Table 21.	Inputs: CSN, CLK, STEP, EN and DI	28
Table 22.	DI timing (see Figure 11 and Figure 13) · · · · · · · · · · · · · · · · · · ·	. 28
Table 23.	Outputs: DO, PWM	
Table 24.	Output: DO timing (see Figure 12 and Figure 13)	29
Table 25.	CSN timing	29
Table 26.	STEP timing	
Table 27	Degument revision history	20



L9942 List of figures

List of figures

Figure 1.	Block diagram	6
Figure 2.	Pin connection (top view)	6
Figure 3.	Stepping modes	. 12
Figure 4.	Decay modes	. 13
Figure 5.	Thermal data of the package	. 15
Figure 6.	VS monitoring	. 17
Figure 7.	Logic to set load current limit	
Figure 8.	Switching on minimum time	
Figure 9.	SPI and registers	. 22
Figure 10.	Transfer timing diagram	. 30
Figure 11.	Input timing	. 30
Figure 12.	SPI - DO valid data delay time and valid time	. 31
Figure 13.	DO enable and disable time	. 31
Figure 14.	Timing of status bit 0 (fault condition)	. 32
Figure 15.	Stall detection	. 35
Figure 16.	Reference generation for PWM control (switch on)	. 36
Figure 17.	Reference generation for PWM control (decay)	. 37
Figure 18	PowerSSO24 mechanical data and nackage dimensions	38

5/40

1 Block diagram and pin information






Figure 2. Pin connection (top view)




Table 2. Pin description

Pin Symbol Power ground: All pins PGND are internally connected to the heat slug Important: All pins of PGND must be externally connected! 3, 10, 15, 22 Power supply voltage (external reverse protection required): For E reason a ceramic capacitor as close as possible to PGND is recommentally properly. All pins of VS must be externally connected! Fullbridge-outputs An: The output is built by a high-side and a low-side switch, which are internally connected. The output stage of both switch a power DMOS transistor. Each driver has an internal reverse diode (but drain-diode: highside driver from output to VS, low-side driver from PGN output). This output is overcurrent protected. Fullbridge-outputs Bn: The output is built by a highside and a low-side switch, which are internally connected. The output stage of both switched a power DMOS transistor. Each driver has an internal reverse diode (but drain-diode: highside driver from output to VS, low-side driver from PGN output). This output is overcurrent protected. CLK PIllbridge-outputs Bn: The output is built by a highside and a low-side switch, which are internally connected. The output stage of both switched a power DMOS transistor. Each driver has an internal reverse diode (but drain-diode: highside driver from output to VS, low-side driver from PGN output). This output is overcurrent protected. SPI clock input: The input requires CMOS logic levels. The CLK input a pull-down current. It controls the internal shift register of the SPI. Serial data input: The input requires CMOS logic levels. The DI input high pull-down current. It receives serial data from the microcontroller. The cis a 16bit control word and the most significant bit (MSB, bit 0) is transfer first.	n descriptio	able 2.	
24 3, 10, 15, 22 Power supply voltage (external reverse protection required): For E reason a ceramic capacitor as close as possible to PGND is recommend Important: All pins of VS must be externally connected! 2, 23 QA1,QA 2 Fullbridge-outputs An: The output is built by a high-side and a low-side switch, which are internally connected. The output stage of both switched a power DMOS transistor. Each driver has an internal reverse diode (but drain-diode: highside driver from output to VS, low-side driver from PGN output). This output is overcurrent protected. Fullbridge-outputs Bn: The output is built by a highside and a low-side switch, which are internally connected. The output stage of both switched a power DMOS transistor. Each driver has an internal reverse diode (but drain-diode: highside driver from output to VS, low-side driver from PGN output). This output is overcurrent protected. 4 CLK SPI clock input: The input requires CMOS logic levels. The CLK input a pull-down current. It controls the internal shift register of the SPI. Serial data input: The input requires CMOS logic levels. The DI input he pull-down current. It receives serial data from the microcontroller. The clis a 16bit control word and the most significant bit (MSB, bit 0) is transfer.	/mbol	Pin	Function
reason a ceramic capacitor as close as possible to PGND is recommendation in portant: All pins of VS must be externally connected! Fullbridge-outputs An: The output is built by a high-side and a low-side switch, which are internally connected. The output stage of both switched a power DMOS transistor. Each driver has an internal reverse diode (but drain-diode: highside driver from output to VS, low-side driver from PGN output). This output is overcurrent protected. Fullbridge-outputs Bn: The output is built by a highside and a low-side switch, which are internally connected. The output stage of both switched a power DMOS transistor. Each driver has an internal reverse diode (but drain-diode: highside driver from output to VS, low-side driver from PGN output). This output is overcurrent protected. CLK SPI clock input: The input requires CMOS logic levels. The CLK input a pull-down current. It controls the internal shift register of the SPI. Serial data input: The input requires CMOS logic levels. The DI input h pull-down current. It receives serial data from the microcontroller. The coits a 16bit control word and the most significant bit (MSB, bit 0) is transfer.			
2, 23 QA1,QA 2 switch, which are internally connected. The output stage of both switche a power DMOS transistor. Each driver has an internal reverse diode (but drain-diode: highside driver from output to VS, low-side driver from PGN output). This output is overcurrent protected. Fullbridge-outputs Bn: The output is built by a highside and a low-sid switch, which are internally connected. The output stage of both switche a power DMOS transistor. Each driver has an internal reverse diode (but drain-diode: highside driver from output to VS, low-side driver from PGN output). This output is overcurrent protected. CLK SPI clock input: The input requires CMOS logic levels. The CLK input a pull-down current. It controls the internal shift register of the SPI. Serial data input: The input requires CMOS logic levels. The DI input h pull-down current. It receives serial data from the microcontroller. The cis a 16bit control word and the most significant bit (MSB, bit 0) is transfer.	VS reaso		a ceramic capacitor as close as possible to PGND is recommended.
switch, which are internally connected. The output stage of both switched a power DMOS transistor. Each driver has an internal reverse diode (but drain-diode: highside driver from output to VS, low-side driver from PGN output). This output is overcurrent protected. 4 CLK SPI clock input: The input requires CMOS logic levels. The CLK input a pull-down current. It controls the internal shift register of the SPI. Serial data input: The input requires CMOS logic levels. The DI input h pull-down current. It receives serial data from the microcontroller. The cis a 16bit control word and the most significant bit (MSB, bit 0) is transference.	A1,QA switch a pow drain-	2, 23	which are internally connected. The output stage of both switches is r DMOS transistor. Each driver has an internal reverse diode (bulk-iode: highside driver from output to VS, low-side driver from PGND to
a pull-down current. It controls the internal shift register of the SPI. Serial data input: The input requires CMOS logic levels. The DI input h pull-down current. It receives serial data from the microcontroller. The cis a 16bit control word and the most significant bit (MSB, bit 0) is transfer	B1,QB switch a pow drain-	11, 14	which are internally connected. The output stage of both switches is r DMOS transistor. Each driver has an internal reverse diode (bulk-iode: highside driver from output to VS, low-side driver from PGND to
5 DI pull-down current. It receives serial data from the microcontroller. The cis a 16bit control word and the most significant bit (MSB, bit 0) is transfer		4	
	DI pull-dis a 16	5	wn current. It receives serial data from the microcontroller. The data
6 CSN	CSN input	6	as a pull-up current. The serial data transfer between device and
7 DO SPI data output: The diagnosis data is available via the SPI and it is a tristate-output. The output is CMOS compatible will remain highly resist if the chip is not selected by the input CSN (CSN = high)	DO tristat	7	output. The output is CMOS compatible will remain highly resistive,
PWM output This CMOS compatible output reflects the current duty cy of the internal PWM controller of bridge A. It is an high resistance output until VCC has reached minimum voltage ore can switched off via the Strommand.	PWM of the until \	8	nternal PWM controller of bridge A. It is an high resistance output CC has reached minimum voltage ore can switched off via the SPI
Step clock input: The input requires CMOS logic levels. The STEP input has a pull-down current. It is clock of up and down counter of control register 0. Rising edge starts new PWM cycle to drive motor in next position.	STEP has a regist	9	oull-down current. It is clock of up and down counter of control 0. Rising edge starts new PWM cycle to drive motor in next
16 CP Charge Pump Output: A ceramic capacitor (e.g.100 nF) to VS can be connected to this pin to buffer the charge-pump voltage.		16	
GND Ground: Reference potential besides power ground e.g. for reference resistor RREF. From this pin exist a resistive path via substrate to PGN		17	
TEST Test input The TEST input has a pull-down current. Pin used for production test only. In the application it must be connected to GND.	ESI	18	·
19 VCC Logic supply voltage: For this input a ceramic capacitor as close as possible to GND is recommended.		19	

47/

Doc ID 11778 Rev 6

Table 2. Pin description (continued)

Pin	Symbol	Function
20	RREF	Reference Resistor The reference resistor is used to generate a temperature stable reference current used for current control and internal oscillator. At this output a voltage of about 1.28V is present. The resistor should be chosen that a current of about 200uA will flow through the resistor.
21	EN	Enable input: The input requires CMOS logic levels. The EN input has a pull-down resistor. In standby-mode outputs will be switched off and all registers will be cleared. If EN is set to a logic high level then the device will enter the active mode.

L9942 Device description

2 Device description

2.1 Dual power supply: V_S and V_{CC}

The power supply voltage V_S supplies the half bridges. An internal charge-pump is used to drive the highside switches. The logic supply voltage V_{CC} (stabilized) is used for the logic part and the SPI of the device. Due to the independent logic supply voltage the control and status information will not be lost, if there are temporary spikes or glitches on the power supply voltage. In case of power-on (V_{CC} increases from undervoltage to $V_{POR\ OFF} = 2.60\ V$, typical) the circuit is initialized by an internally generated power-on-reset (POR). If the voltage V_{CC} decreases under the minimum threshold ($V_{POR\ ON} = 2.3\ V$, typical), the outputs are switched to tristate (high impedance) and the internal registers are cleared.

2.2 Standby mode

The EN input has a pull-down resistor. The device is in standby mode if EN input isn't set to a logic high level. All latched data will be cleared and the inputs and outputs are switched to high impedance. In the standby mode the current at VS (VCC) is less than 3 μ A (1 μ A) for CSN = high (DO in tristate). If EN is set to a logic high level then the device will enter the active mode. In the active mode the charge pump and the supervisor functions are activated.

2.3 Diagnostic functions

All diagnostic functions (overload/-current, open load, power supply over-/undervoltage, temperature warning and thermal shutdown) are internally filtered ($t_{GL}=32~\mu s$, typical) and the condition has to be valid for a minimum time before the corresponding status bit in the status registers will be set. The filters are used to improve the noise immunity of the device. Open load and temperature warning function are intended for information purpose and will not change the state of the bridge drivers. On contrary, the overload/-current and thermal shutdown condition will disable the corresponding driver (overload/-current) or all drivers (thermal shutdown), respectively. The microcontroller has to clear the status bit to reactivate the bridge driver.

2.4 Overvoltage and undervoltage detection

If the power supply voltage Vs rises above the overvoltage threshold $V_{SOV\ OFF}$ (typical 21 V), an overvoltage condition is detected. Programmable by SPI (OVW) the outputs are switched to high impedance state (default after reset) or the overvoltage bit is set without switching the outputs to high impedance. When the voltage Vs drops below the undervoltage threshold $V_{SUV\ OFF}$, the outputs are switched to high impedance state to avoid the operation of the power devices without sufficient gate driving voltage (increased power dissipation). Error condition is latched and the microcontroller needs to clear the status bits to reactivate the drivers.

Device description L9942

2.5 Temperature warning and thermal shutdown

If junction temperature rises above $T_{j\,TW}$ a temperature warning flag is set which is detectable via the SPI. If junction temperature increases above the second threshold $T_{j\,SD}$, the thermal shutdown bit will be set and power DMOS transistors of all output stages are switched off to protect the device. In order to reactivate the output stages the junction temperature must decrease below $T_{j\,SD}$ - $T_{j\,SD}$ HYS and the thermal shutdown bit has to be cleared by the microcontroller.

2.6 Inductive loads

Each half bridge is built by an internally connected highside and a low-side power DMOS transistor. Due to the built-in reverse diodes of the output transistors, inductive loads can be driven without external free-wheeling diodes. In order to reduce the power dissipation during free-wheeling condition the PWM controller will switch-on the output transistor parallel to the freewheeling diode (synchronous rectification).

2.7 Cross-current protection

The four half-brides of the device are cross-current protected by an internal delay time depending on the programmed slew rate. If one driver (LS or HS) is turned-off then activation of the other driver of the same half bridge will be automatically delayed by the cross-current protection time.

2.8 PWM current regulation

An internal current monitor output of each high-side and low-side transistor sources a current image which has a fixed ratio of the instantaneous load current. This current images are compared with the current limit in PWM control. Range of limit can reach from programmed full scale value (register1 DAC Scale) down belonging LSB value of 5 bit DAC (register1 DAC Phase x). The data of the two 5 bit DACs comes form set up in 9 current profiles (register2 to 6). If signal changes to logic high at pin STEP then 2 current profiles are moved in register1 for DAC Phase A and B. Number of profile depends on phase counter reading and direction bit in register0 (*Figure 7*). The bridges are switched on until the load current sensed at HS switch exceeds the limit. Load current comparator signal is used to detect open load or overcurrent condition also.

2.9 Decay modes

During off-time the device will use one of several decay modes programmable by SPI (*Figure 4* top). In slow decay mode HS switches are activated after cross current protection time for synchronous rectification to reduce the power dissipation (*Figure 4* detail A). In fast decay opposite half bridge will switched on after cross current protection time, that is same like change in the direction. For mixed decay the duration of fast decay period before slow decay can be set to a fixed time (*Figure 4* detail B continuous line) or is triggered by underrun of the load current limit (*Figure 4* detail B dashed line), that can be detected at LS switch. The special mode where the actual phase counter value is taken into account to select the decay mode is called auto decay (e.g. in *Figure 3* Micro Stepping DIR=1). If the absolute value of the current limit is higher as during step before then PWM control uses

L9942 Device description

slow decay mode always. Otherwise one of the fast decay modes is automatic selected for a quick decrease of the load current and so it obtains new lower target value.

2.10 Overcurrent detection

The overcurrent detection circuit monitors the load current in each activated output stage. In HS stage it is in function after detection of current limit during PWM cycle and in LS stage it works permanently. If the load current exceeds the overcurrent detection threshold for at least $t_{\rm ISC} = 4~\mu s$, the overcurrent flag is set and the corresponding driver is switched off to reduce the power dissipation and to protect the integrated circuit. Error condition is latched and the microcontroller needs to clear the status bits to reactivate the drivers.

2.11 Open load detection

The open load detection monitors the activity time of the PWM controller and is available for each phase. If the limit of load current is below around 100mA then open load condition is detectable. Open load bit for a bridge is set in the register6 if this low current limit can't reached after at least 15 consecutive PWM cycles.

Table 3. Truth table

DC2	DC1	DC0	14	13	12	l1	10	max. IOL
0	0	0	0	х	х	х	х	46mA
0	0	1	0	х	х	х	х	68mA
0	1	0	0	0	х	х	х	52mA
0	1	1	0	0	х	х	х	81mA
1	0	0	0	0	0	х	х	53mA
1	0	1	0	0	0	х	х	78mA
1	1	0	0	0	0	0	1	37mA
1	1	1	0	0	0	0	1	44mA

Truth table shows possible profiles for active open load detection. Maximum threshold IOL is shown in left column if x bits are 1 (see also *Figure 7*). Lowest possible limit is e.g. 3.1 mA for DC2=DC1=DC0=0 and it is set only I0=1.


2.12 Stepping modes

One full revolution can consist of four full steps, eight half steps, sixteen mini steps or 32 microsteps.

Mode is set up in register 0 and it defines increment size of phase counter. Phase counter value defines address of corresponding current profile. Stepping modes with typical profile values can see in *Figure 3* (e.g. also so called 'Two Phase On' shown in dashed line).

Device description L9942


Figure 3. Stepping modes



L9942 **Device description**

2.13 **Decay modes**

Figure 4. **Decay modes**



577 Doc ID 11778 Rev 6 13/40

3 Electrical specifications

3.1 Absolute maximum ratings

Table 4. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _S	DC supply voltage	-0.3 to 28	V
vs.	single pulse t _{max} < 400 ms	40	V
V _{CC}	Stabilized supply voltage, logic supply	-0.3 to 5.5	V
V _{DI} ,V _{DO} , V _{CLK} V _{CSN} , V _{STEP} V _{EN}	Digital input / output voltage	-0.3 to V _{CC} + 0.3	V
V _{RREF}	Current reference resistor	-0.3 to V _{CC} + 0.3	٧
V _{CP}	Charge pump output	-0.3 to V _S + 11	V
V _{Qxn}	(x=A;B n=1;2) output voltage	-0.3 to V _S + 0.3	V
I _{Qxn}	(x=A;B n=1;2) output current	±2.5	Α

Warning: Leaving the limitation of any of these values may cause an irreversible damage of the integrated circuit!

3.2 ESD protection

Table 5. ESD protection

Parameter	Value	Unit
All pins	±2 ⁽¹⁾	kV
output pins: Qxn (x=A;B n=1;2)	±4 ⁽²⁾	kV

^{1.} HBM according to MIL 883C, Method 3015.7 or EIA/JESD22-A114-A

2. HBM with all unzapped pins grounded

3.3 Thermal data


Table 6. Operating junction temperature

Symbol	Parameter	Value	Unit
T _j	Operating junction temperature	-40 to 150	°C

Table 7. Temperature warning and thermal shutdown

Symbol	Parameter	Min.	Тур.	Max.	Unit	
T _{jTW ON}	Temperature warning threshold junction temperature	T _j increasing	-	-	150	°C
T _{jTW OFF}	Temperature warning threshold junction temperature	-	130	-	-	°C
T _{jSD ON}	Thermal shutdown threshold junction temperature	-	-	-	170	°C
T _{jSD OFF}	Thermal shutdown threshold junction temperature	-	150	-	-	°C
T _{jSD HYS}	Thermal shutdown hysteresis	-	-	5	-	К

Figure 5. Thermal data of the package



577

3.4 Electrical characteristics

 V_S = 7 to 20 V, V_{CC} = 3.0 to 5.3 V, T_j = -40 to 150 °C, I_{REF} = -200 μ A, unless otherwise specified. The voltages are referred to GND and currents are assumed positive, when the current flows into the pin.

3.4.1 Supply

Table 8. Supply

Symbol	Parameter	Test cond	lition	Min.	Тур.	Max.	Unit
	V _S DC supply current in active mode	$V_S = 13.5 \text{ V, EN=V}_{C}$ floating	_C outputs	-	7	20	mA
I _S	V _S quiescent supply current	V _S = 13.5 V, TEST, EN = 0V outputs	-	3	10	μA	
		floating	T _j = 125 °C	-	6	20	
		V _{CC} = 5.0 V EN=V _{CC} DI=CLK=STEP=0V	C,	-	1	3	mA
I _{CC}	V _{CC} DC supply current in active mode	V_{CC} = 5.0 V TEST; EN = 0 V; CSN = V_{CC} no clocks outputs floating	T _j = -40 °C to 25 °C	-	1	3	μΑ
Icc	V _{CC} quiescent supply current	CSN=V _{CC} no clocks outputs floating	T _j = 125 °C	-	2	6	μΑ
		V _S = 13.5 V, V _{CC} = 5.0 V	T _j = -40 °C to 25 °C	-	4	13	
I _S + I _{CC}	Sum quiescent supply current	TEST; EN=0 V CSN=V _{CC} no clocks outputs floating	$CSN=V_{CC}$ no clocks outputs $T_j = 125 ^{\circ}C$		8	26	μΑ
t _{setPOR} (1)	V _{CC} on set up time	EN = 5 V, CSN=CLK changes from high o level LOW	2	-	-	μs	


^{1.} This parameter is guaranteed by design.

3.4.2 Over- and undervoltage detection

Table 9. Over- and undervoltage detection

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{SUV ON}	V _S UV-threshold voltage	V _S increasing	-	-	6.90	V
V _{SUV OFF}	V _S UV-threshold voltage	V _S decreasing	4.8	-	-	٧
V _{SUV hyst}	V _S UV-hysteresis	V _{SUV ON} -V _{SUV OFF}	-	0.3	-	V
V _{SOV OFF}	V _S OV-threshold voltage	V _S increasing	-	21	25	٧
V _{SOV ON}	V _S OV-threshold voltage	V _S decreasing	18.5	20	-	V
V _{SOV hys} t	V _S OV-hysteresis	V _{SOV OFF} -V _{SOV ON}	-	0.5	-	V
V _{POR OFF}	Power-off-reset threshold	V _{CC} increasing	-	2.6	2.9	٧
V _{POR ON}	Power-on-reset threshold	V _{CC} decreasing	2.00	2.3	-	V
V _{POR hyst}	Power-on-reset hysteresis	V _{POR OFF} -V _{POR ON}	-	0.11	-	V

Figure 6. VS monitoring



3.4.3 Reference current output

Table 10. Reference current output

Symbol	Parameter Test condition		Min.	Тур.	Max.	Unit
V_{REF}	Reference voltage range	I _{REF} = -200 μA	1.05	1.25	1.45	V
I _{REFshorted}	Reference current threshold shorted pin REF	register6 bit7 RERR = 1		-	-250	μА
I _{REFopen}	Reference current threshold open pin REF	register6 bit7 RERR = 1	-150	-	-	μА

The device works properly without the external resistor at pin REF. In this case it doesn't have to fulfill all specified parameters.

3.4.4 Charge pump output

Table 11. Charge pump output

Symbol	Parameter	Test	Min.	Тур.	Max.	Unit	
V_{CP}		V _S =7 V	I _{CP} = -100 μA, all	11	-	20	V
	Charge pump output voltage	V _S =13.5 V	switches off at	20	-	35	V
		V _S =20 V	Qxn	30	-	40	V

The ripple of voltage at CP can suppressed using a capacity of e.g.100 nF.

3.4.5 Outputs: Qxn (x = A; B n = 1; 2)

The comparator, which is monitoring current image of HS, is working during ON cycle of PWM control. If load current is higher as set value then the signal ILIMIT is generated and after filter time the bridge is switched off. Test mode gets access to signal ILIMIT and threshold of current can be measured.

Table 12. Outputs: Qxn(x = A; B n = 1; 2)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
		$V_S = 13.5 \text{ V}, T_j = 25 \text{ °C},$ $I_{Qxn} = -1.0 \text{ A}$	-	500	700	mΩ
R _{DSON HS}	On-resistance Qxn to V _S	$V_S = 13.5 \text{ V}, T_j = 125 \text{ °C},$ $I_{Qxn} = -1.0 \text{ A}$	-	750	1000	mΩ
		$V_S = 7.0 \text{ V}, T_j = 25 \text{ °C},$ $I_{Qxn} = -1.0 \text{ A}$	-	550	750	mΩ
R _{DSON LS}		$V_S = 13.5 \text{ V}, T_j = 25 \text{ °C},$ $I_{Qxn} = + 1.0 \text{ A}$	-	500	700	mΩ
	On-resistance Qxn to PGND	$V_S = 13.5 \text{ V}, T_j = 125 \text{ °C},$ $I_{Qxn} = + 1.0 \text{ A}$	-	750	1000	mΩ
		$V_S = 7.0 \text{ V}, T_j = 25 \text{ °C},$ $I_{Qxn} = + 1.0 \text{ A}$	-	550	750	mΩ
I _{QxnOC}	Output overcurrent limitation to VS or PGND	test mode exclusive of filter time 4µs (<i>Chapter 2.10</i>)	1.6	2	-	Α
		Bits: DC2 DC1 DC0=000	60	95	130	
		Bits: DC2 DC1 DC0=001	100	140	180	
	Value of output current to	Bits: DC2 DC1 DC0=010	180	230	280	
1	supply V _S (so called full	Bits: DC2 DC1 DC0=011	300	360	420	mA
I _{QxnFS_HS}	scale value)1 sourcing	Bits: DC2 DC1 DC0=100	485	550	615	IIIA
	from HS switch	Bits: DC2 DC1 DC0=101	720	810	900	
		Bits: DC2 DC1 DC0=110	1000	1150	1300	
		Bits: DC2 DC1 DC0=111	1200	1350	1500	
I _{QxnLIM_HS}	Accuracy of micro steps current limit	-	MIN ⁽¹⁾	-	MAX ⁽¹⁾	mA

^{1.} MIN= $0.92 \cdot I_{QxnLIM} - 0.02 \cdot II_{QxnFS \ HS} I$; MAX= $1.08 \cdot I_{QxnLIM} + 0.02 \cdot II_{QxnFS \ HS} I$


Note: Current profile has to pre set with I4 I3 I2 I1 I0 = 11111 and load to register 1.

Output current limit I_{QxnLIM} is product of full scale current $II_{QxnFS_{-}I}$ (bits DC2 DC1 DC0) and value of DAC Phase A/B (bits I4 I3 I2 I1 I0) in register1.

Values of DAC Phase A and B can read out and depends on set up done before:

- 1. direction DIR, stepping mode ST1 ST0 and phase counter P4 P3 P2 P1 P0 in register 0 and
- 2. value of corresponding current profile (for address of current profile entry see also *Figure 3*).

Figure 7. Logic to set load current limit




3.4.6 PWM control

Table 13. PWM control (see Figure 4 and Figure 7)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit			
f _{PWM} ⁽¹⁾	Frequency of PWM cycles	Bit: FRE= 1	-	20.8	-	kHz			
'PWM `	Trequency of F will cycles	Bit: FRE= 0	-	31.3		kHz			
T _{MD} ⁽¹⁾	Mixed decay switch off delay time	Bits: DM1 DM0= 0 1	1	4	-	μs			
MD, ,	winked decay switch on delay line	Bits: DM1 DM0= 1 0	ı	8	ı	μs			
T _{FT} ⁽¹⁾	Glitch filter delay time	Bit: FILTER= 0		1.5		μs			
	dilicit filter delay time	Bit: FILTER= 1	1	2.5	.5 -				
		Bits: SR1 SR0= 0 0		0.5		μs			
T _{cc} ⁽¹⁾	Cross current protection time Blank	Bits: SR1 SR0= 0 1	1	1	-	μs			
T _B ⁽¹⁾	time of comparator	Bits: SR1 SR0= 1 0		2		μs			
		Bits: SR1 SR0= 1 1	-	4		μs			
		Bits: SR1 SR0= 0 0 -		13	-	V/µs			
VSR	Slew rate (dV/dt 30 % - 70 %) @ HS switches on resistive load of 10 Ω	Bits: SR1 SR0= 0 1	-	13	-	V/µs			
VON	VS = 13.5 V	Bits: SR1 SR0= 1 0	-	6	-	V/µs			
		Bits: SR1 SR0= 1 1	-	6	-	V/µs			

^{1.} This parameter is guaranteed by design. Time base is an internal trimmed oscillator of typical 2MHz and it has an accuracy of ± 6 %.

Figure 8. Switching on minimum time



4 Functional description of the logic with SPI

4.1 Motor stepping clock input (STEP)

Rising edge of signal STEP is latched. It is synchronized by internal clock. At next start of a new PWM cycle the new values of output current limit are used to drive motor in next position. Before start new motor step this signal has to be low for at least two internal clock periods to reset latch.

4.2 PWM output (PWM)

This output reflects the current duty cycle of the internal PWM controller of bridge A. High level indicates on state to increase current through load and low level is in off state so load current decreases depending on chosen decay mode.

4.3 Serial peripheral interface (SPI)

This device uses a standard 16 bit SPI to communicate with a microcontroller. The SPI can be driven by a microcontroller with its SPI peripheral running in following mode: CPOL = 0 and CPHA = 0.

For this mode, input data is sampled by the low to high transition of the clock CLK, and output data is changed from the high to low transition of CLK.

A fault condition can be detected by setting CSN to low. If CSN = 0, the DO-pin will reflect an internal error flag of the device which is a logical-or of all status bits in the Status Register (reg 7) and in the current profile register 4 (reg 6). The microcontroller can poll the status of the device without the need of a full SPI-communication cycle.

4.4 Chip select not (CSN)

The input pin is used to select the serial interface of this device. When CSN is high, the output pin (DO) will be in high impedance state. A low signal will activate the output driver and a serial communication can be started. The state when CSN is going low until the rising edge of CSN will be called a communication frame.

4.5 Serial data in (DI)

The input pin is used to transfer data serial into the device. The data applied to the DI will be sampled at the rising edge of the CLK signal and latched into an internal 16 bit shift register. The first 3 bit are interpreted as address of the data register. At the rising edge of the CSN signal the contents of the shift register will be transferred to the selected data register. The writing to the register is only enabled if exactly 16 bits are transmitted within one communication frame (i.e. CSN low). If more or less clock pulses are counted within one frame the complete frame will be ignored. This safety function is implemented to avoid an activation of the output stages by a wrong communication frame.

Note:

Due to this safety functionality a daisy chaining of SPI is not possible. Instead, a parallel operation of the SPI bus by controlling the CSN signal of the connected ICs is recommended.

4.6 Serial data out (DO)

The data output driver is activated by a logical low level at the CSN input and will go from high impedance to a low or high level depending on the status bit 0 (fault condition). The first rising edge of the CLK input after a high to low transition of the CSN pin will transfer the content of the selected status register into the data out shift register. Each subsequent falling edge of the CLK will shift the next bit out.

4.7 Serial clock (CLK)

The CLK input is used to synchronize the input and output serial bit streams. The data input (DI) is sampled at the rising edge of the CLK and the data output (DO) will change with the falling edge of the CLK signal.

4.8 Data register

The device has eight data registers. The first three bits (bit 0 ... bit 2) at the DI-input are used to select one of the input registers. All bits are first shifted into an input shift register. After the rising edge of CSN the contents of the input shift register will be written to the selected Input Data Register only if a frame of exact 16 data bits are detected. The selected register will be transferred to DO during the current communication frame.

Figure 9. SPI and registers

5 SPI - control and status registers

5.1 Register 0

Table 14. Register 0

Bit -		Pha	ase coul	nter		De	cay mo	de	Slew	rate	Step	mode	DIR
	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r w	rw	r w	r w	r w	r w	r w	r w	r w	r w	r w	r w	r w
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0
Name	P4	P3	P2	P1	P0	DM2	DM1	DM0	SR1	SR0	ST1	ST0	DIR

The meaning of the different bits is as follows:

DIR	This bit controls direction of motor movement. DIR=1 clockwise DIR=0 counter clockwise.
-----	---

ST1 ST0	This bits controls step mode of motor movement (Figure 3).
00	Micro-stepping
01	Mini-stepping
10	Half-stepping
11	Full-stepping

SR1 SR0	This bit controls slew rate of bridge switches. See also parameter <i>Table 13</i>
---------	--

DM2 DM1 DM0	This bits controls decay mode of output current (Figure 3).								
000	Slow decay								
001	Mixed decay, fast decay until T _{MD} > 4 μs	/lixed decay, fast decay until T _{MD} > 4 μs							
010	Mixed decay, fast decay until T _{MD} > 8 μs	/lixed decay, fast decay until T _{MD} > 8 μs							
011	Mixed decay, fast decay until current undershoot T _{mc} =T _{FT} +T _{CC}								
100	Auto decay, fast decay without delay time								
101	Auto decay, fast decay until $T_{MD} > 4 \mu s$	Auto decay uses mixed decay automatically							
110	Auto decay, fast decay until $T_{MD} > 8 \mu s$	to reduce current for next step if required (see <i>Figure 3</i> down right).							
111	Auto decay, fast decay until current undershoot T _{mc}	(see Figure 3 down right).							

P4 P3 P2 P1 P0 This bits control position of motor, e.g. 00000 step angle is 0°, 01111 step angle is 180°.

57

Doc ID 11778 Rev 6

23/40

5.2 Register 1

Table 15. Register 1

	3												
Bit	D	AC sca	le		DA	C phase	в			DA	C phase	e A	
	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r w	r w	r w	r	r	r	r	r	r	r	r	r	r
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0
Name	DC2	DC1	DC0	BI4	BI3	BI2	BI1	BI0	Al4	Al3	Al2	Al1	AI0

The meaning of the different bits is as follows:

AI4 AI3 AI2 AI1 AI0	These bits control DAC of bridge A.	Value depends on address and the value of corresponding
BI4 BI3 BI2 BI1 BI0	These bits control DAC of bridge B.	current profile.
DC2 DC1 DC0	These bits set full scale range of limit, e.g. 000 for 100 mA or 111 for e.g. 1500 mA	See also parameter <i>Table 12</i> .

5.3 Register 2

Table 16. Register 2

Bit	Current profile 1					ov	Test	only	Current profile 0				
DIL	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r w	r w	r w	r w	r w	rw	r w	r w	r w	r w	rw	r w	r w
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0
Name	14	13	12	l1	10	OVW	T1	T0	14	13	12	l1	10

The meaning of the different bits is as follows:

14 13 12 11 10	These bits are loaded in register1 DAC Phase A or B if needed.	See also parameter <i>Table 12</i>
T1 T0	Should be programmed to 0.	-
OVW = 0	In case of an overvoltage event (V-SOV OFF) the outputs are switched to high impedance state and the Vs Monitor bit OV is set.	-
OVW = 1	In case of an overvoltage event (V-SOV OFF) the Vs Monitor bit OV is set. The status of the outputs are unchanged.	-

5.4 Register 3

Table 17. Register 3

Bit	Current profile 3					PWM counter		PWM	Current profile 2				
DIL	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r w	r w	r w	r w	r w	r w	r w	r w	r w	r w	r w	r w	r w
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0
Name	14	13	12	l1	10	D1	D0	NPWM	14	13	12	l1	10

The meaning of the different bits is as follows:

14 13 12 11 10	These bits are loaded in register1 DAC Phase A or B if needed.	See also parameter <i>Table 12</i>
D1 D0	These bits are for threshold value in counter of active time during signal PWM.	-
NPWM	This bit switches internal PWM signal of bridge A to pin PWM if it is set to 0, otherwise pin is in high resistance status.	-

5.5 Register 4 and 5

Table 18. Register 4 and 5

Bit	Current profile 5 (7)					PWM counter			Current profile 4 (6)				
	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r w	r w	r w	r w	r w	r w	r w	r w	r w	r w	r w	r w	r w
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0
Name	14	13	12	l1	10	D4(7)	D3(6)	D2(5)	14	13	12	I1	10

The meaning of the different bits is as follows:

14 13 12 11 10	These bits are loaded needed. in register1 DAC Phase A or B if needed.	See also parameter <i>Table 12</i>
D4 D3 D2 (register4)	These bits are for threshold value in counter of active time	
D7 D6 D5 (register5)	during signal PWM. LSB and next value are set in register3 by D0 and D1.	-

5.6 Register 6

Table 19. Register 6

	CLR	ST (PWM)	Filter	Freq.	ST	REF ERR	Open	load	Current profile 8				
Bit	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r w	r w	r w	r w	r	r	r	r	r w	r w	r w	r w	r w
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0
Name	CLR6	SST	FT	PWM Freq.	ST	RREF Error	Phase B	Phase A	14	13	12	l1	10

The meaning of the different bits is as follows:

14 13 12 11 10	These bits are loaded in register1 DAC Phase A or B if needed	See also parameter <i>Table 12</i>							
Phase B Phase A	These bits indicate open load at bridges	nese bits indicate open load at bridges							
RREF Error	is bit indicates if reference current is OK (150 μ A <i<sub>REF < 250 μA), then is RERR=0.</i<sub>								
ST	This bit indicates stall detection.								
PWM Freq.	This bit sets frequency of PWM cycle. FRE=1 frequency 20 kH	lz, FRE=0 frequency 30 kHz							
FT	This bit sets filter time in glitch filter. FT=0 T_F =1.5 μ s, FT=1 T_F	: = 2.5 μs							
SST	This bit specifies output PWM to reflect same logical level like	bit ST.							
CLR6	This bit resets all read only bits to 0 in register 6.								

5.7 Register 7

Table 20. Register 7

	CLR	Temperature VS monitor					Overcurrent						
Bit	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r w	r	r	r	r	r	r	r	r	r	r	r	r
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0
Name	CLR7	TSD	TW	OV(W)	UV	HSB2	HSB1	LSB2	LSB1	HSA2	HSA1	LSA2	LSA1

The meaning of the different bits is as follows:

bit7 bit0	These bits indicate overcurrent in each low side or highside power transistor.
1	overcurrent failure I > 2 A
OV(W) UV	These bits indicates failure at VS (See also parameter Table 9)
01	Voltage at pin VS is too low.
10	Voltage at pin VS is too high.
TSD TW	These bits indicates temperature failure (See also parameter Table 7)
01	Only for information set at temperature warning threshold.
10	In case of thermal shutdown all bridges are switched off. It has to reset by bit CLR7.
CLR7	This bit resets all bits to 0 in register 7.

5.8 Auxiliary logic blocks

5.8.1 Fault condition

Logical level at pin D0 represents fault condition. It is valid from first high to low edge of signal CLK up to transfer of data bit D12. Fault bit is an logical OR of:

Control and status register 6 bit 5 and 6 for open load, bit 7 reference current failure (RERR) and

Control and status register 7 bit 0 to bit 7 for overcurrent, bit 8 and 9 failure at VS (UV,OV) and

bit 10 and bit 11 during high temperature (TW,TSD)

5.8.2 SPI communication monitoring

At the rising edge of the CSN signal the contents of the shift register will be transferred to the selected data register. A counter monitors proper SPI communication. It counts rising edges at pin CLK. The writing to the register is only enabled if exactly 16 bits are transmitted within one communication frame (i.e. CSN low). If more or less clock pulses are counted within one frame the complete frame will be ignored. This safety function is implemented to avoid an activation of the output stages by a wrong communication frame. SPI communication can be checked by loading a command twice and then answer at pin DO must be same.

Note:

Due to this safety functionality a daisy chaining of SPI is not possible. Instead, a parallel operation of the SPI bus by controlling the CSN signal of the connected ICs is recommended.

5.8.3 PWM monitoring for stall detection

Control registers 4, 5, and 3 contain bits D0-D7, use for setting a stall detection threshold. The value in this set of bits determine the minimum time for current rise over one quadrant of motor driving. D7-D0 is compared with the sum of the rise times over one quadrant. When the sum is less than the value stored in D7-D0 the ST bit (register 6 bit 8) is set to a logic "1".

The PWM pin reflects the PWM control signal of the load current in bridge A. This is so after power on when the SST bit (register 6, bit11) is reset to a logic "0". If this bit is set to a logical "1" then status of the ST bit 8 is mirrored to pin PWM. This provides stall detection without the need of reading register 6 through the SPI bus.

6 Logic with SPI - electrical characteristics

VS = 7 to 20 V, VCC = 3.0 to 5.3 V, EN=VCC, T_j = -40 to 150 °C, I_{REF} = -200 μA , unless otherwise specified. The voltages are referred to GND and currents are assumed positive, when the current flows into the pin.

6.1 Inputs: CSN, CLK, STEP, EN and DI

Table 21. Inputs: CSN, CLK, STEP, EN and DI

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{in L}	input low level	-	0.3*VCC	0.4*VCC	-	V
V _{in H}	input high level	-	-	0.6*VCC	0.7*VCC	V
V _{in Hyst}	input hysteresis	-	-	0.1*VCC	-	V
I _{CSN in}	pull up current at input CSN	$V_{CSN} = VCC - 1.5 V,$	-50	-25	-10	μΑ
I _{CLK in}	pull down current at input CLK	V _{CLK} = 1.5 V	10	25	50	μΑ
I _{DI in}	pull down current at input DI	V _{DI} = 1.5 V	10	25	50	μΑ
I _{STEP in}	pull down current at input STEP	V _{STEP} = 1.5 V	10	25	50	μΑ
R _{EN in}	resistance at input EN to GND	V _{EN in} = VCC	110		510	kΩ
C _{in} (1)	input capacitance at input CSN, CLK, DI and PWM	0 V < VCC < 5.3 V	-	10	15	pF

^{1.} Parameter guaranteed by design.

6.2 DI timing

Table 22. DI timing (see Figure 11 and Figure 13) (1)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t _{CLK}	Clock period	VCC = 5 V	250	-	-	ns
t _{CLKH}	Clock high time	VCC = 5 V	100	-	-	ns
t _{CLKL}	Clock low time	VCC = 5 V	100	-	1	ns
t _{set CSN}	CSN set up time, CSN low before rising edge of CLK	VCC = 5 V	100	-	-	ns
t _{set CLK}	CLK set up time, CLK high before rising edge of CSN	VCC = 5 V	100	-	-	ns
t _{set DI}	DI set up time	VCC = 5 V	50	-	-	ns
t _{hold DI}	DI hold time	VCC = 5 V	50	-	-	ns
t _{r in}	Rise time of input signal DI, CLK, CSN	VCC = 5 V	-	-	25	ns
t _{f in} Fall time of input signal DI, CLK, CSN		VCC = 5 V	-	-	25	ns

^{1.} DI timing parameters tested in production by a passed/failed test: T_{j} =-40°C/+25°C: SPI communication @5MHz; T_{j} =+125°C: SPI communication @4.25MHz

6.3 Outputs: DO, PWM

Table 23. Outputs: DO, PWM

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{DOoutL}	Output low level	VCC = 5 V, I _D = 2 mA		0.2	0.4	V
$V_{PWMoutL}$	Output low level	VOO = 0 V, 10 = 2 MIA				V
V_{DOoutH}	output high level	VCC = 5 V, I _D = -2 mA		VCC -		٧
V _{PWMoutH}	output riigir level			0.2		V
I _{DOoutLK}	Tristate leakage current	V _{CSN} = VCC, 0 V < V _{DO} < VCC	-10	,	10	μΑ
I _{PWMoutLK}	Tristate leakage current	Register3bit5=1 (NPWM) 0 V < V _{PWM} < VCC	-10	1	10	μΑ
C _{out} (1)	Tristate input capacitance	V _{CSN} = VCC, 0 V < VCC < 5.3 V	-	10	15	pF

6.4 Output: DO timing

Table 24. Output: DO timing (see Figure 12 and Figure 13)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t _{r DO}	DO rise time	$C_L = 100 \text{ pF}, I_{load} = -1 \text{ mA}$	-	50	100	ns
t _{f DO}	DO fall time	C _L = 100 pF, I _{load} = 1 mA	-	50	100	ns
t _{en DO tri L}	DO enable time from tristate to low level	C _L = 100 pF, I _{load} = 1 mA pull- up load to VCC	-	50	250	ns
t _{dis DO L tri}	DO disable time from low level to tristate	C _L = 100 pF, I _{load} = 4 mA pull- up load to VCC	-	50	250	ns
t _{en DO tri H}	DO enable time from tristate to high level	C_L = 100 pF, I_{load} = -1 mA pull-down load to GND	-	50	250	ns
t _{dis DO H tri}	DO disable time from high level to tristate	C _L = 100 pF, I _{load} = -4 mA pull-down load to GND	-	50	250	ns
t _{d DO} DO delay time		$V_{DO} < 0.3 \text{ VCC}, V_{DO} > 0.7$ VCC, $C_L = 100 \text{ pF}$	-	50	250	ns

6.5 CSN timing

Table 25. CSN timing

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t _{CSN_HI,min} (1)	CSN high time, active mode	Transfer of SPI-command to Input Register	2	-	-	μs

^{1.} Parameter guaranteed by design.

477

Doc ID 11778 Rev 6

29/40

6.6 STEP timing

Table 26. STEP timing

	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
Ī	t _{STEPmin} ⁽¹⁾	STEP low or high time	-	2	-	-	μs

^{1.} Parameter guaranteed by design.

Figure 10. Transfer timing diagram




Figure 11. Input timing




Figure 12. SPI - DO valid data delay time and valid time




Figure 13. DO enable and disable time





Figure 14. Timing of status bit 0 (fault condition)



L9942 Appendix

7 Appendix

7.1 Stall detection

The L9942 contains logic blocks designed to detect a motor stall caused by excessive mechanical load. During a motor stall condition the load current rises much faster than during normal operation. The L9942 measures this time and compares it to a programmed value.

This is done by summing the PWM on times for one full quadrant. For a full wave stepping this is just one value (step 0). For microstepping this includes 8 separate values added together, one for each step. This measurement is only done on phase A during the quadrants where the current is increasing naturally (quadrants 1 and 3 of *Figure 15*); e.g. stall detection is active during phase counter values 1 to 8 and 17 to 24 for DIR=0. During the quadrants where the current is decreasing fast decay recirculation interferes with accurate measurement of this time. If the sum of the PWM on time is less than a programmed threshold stored in D0-D7, stall is detected and indicated as a logic "1" in the stall (ST) bit found in register 6 bit 8 (*Figure 15* bottom). If bit 11 of register 6 is set to logical "1" then the ST bit is mirrored to the PWM pin providing detection externally. The register values DT7-DT0 store the threshold value in 16us intervals. These bits can be found interstitially in register 3 (D0, D1), register4 (D2, D3, D4) and register5 (D5, D6, D7).

Care should be taken when deciding the threshold timing. Motor current slew rates are dependant on the driving voltage, the actual speed of the motor, the back EMF of the motor as well as the motor and the inductance. Be sure to set your threshold well away from what can be seen in normal operation at any temperature.

7.2 Step clock input

The Step clock input allows to run one device in micro-step mode, or several devices simultaneously with cost effective 8 bit μ Controller. In case of the L9942, the SPI communication link provides only the settings for motor operation mode. Motor commutation as high duty process is outsourced to a parallel driven pin. Without this step clock input, the SPI command would also have to clock the motor, leading to a high SPI speed. For full micro-step operation or simultaneous motor drive, an 8 bit μ Controller could be rapidly overloaded.

7.3 Load current control and detection of overcurrent (shortages at outputs)

The L9942 controls load current in the two full bridges by using a pulls with modulation (PWM) regulator. The mirrored output current of active HS switch is compared with a programmed reference current (e.g. in figure A2 HSA1 and HSB2). Bridge is switched off if current has exceeded the programmed limit value. A second comparator of the related LS switch uses the mirrored load current to detect an overcurrent to ground during ON state of bridges (e.g. in *Figure 16* LSA2 and LSB1). The event of shortage from output to supply voltage VS is detectable, but short current between outputs is limited through PWM controller and so an overcurrent failure will not occur.

Load currents decrease more or less fast during OFF state of bridges depending on selected decay mode. Slow decay mode is released by activating the HS switches of the

477

Doc ID 11778 Rev 6 33/40

L9942 **Appendix**

> bridge and current comparator has as new reference the overcurrent limit. A shortage to ground can be detected, but not between the outputs.

Is it recommended to use the different fast decay modes too, especially in period if the load current has to reduce from step to step. The duration of fast decay can set by fixed time ore that it depends on the comparator signal utilizing the second current mirror at LS switch. There can be monitored the undershoot of bridge current during OFF state.


Fast decay can be seen as switching the bridge in opposite direction, if it is compared to ON state before. The load current control at HS switch is not used, but the comparator is still active. The reference value is changed to overcurrent limit and a shortage to ground or now between the outputs too will result in a signal. The internal filter time of at least 4 us will inhibit the signal in many applications. Then you can use the mode "auto decay without any delay time" (On Section 5.1 mode 100). On page 12 you can find in the lower part of Figure 3 the phase counter values, when fast decay as only part of mixed decay is used and the shortages can be detected during a longer time. After this it is signalized in register 7 as overcurrent in HS switch (e.g. in Figure 17 HSA1).

34/40 Doc ID 11778 Rev 6

Downloaded from Elcodis.com electronic components distributor

L9942 Appendix

Figure 15. Stall detection



Appendix L9942

 Counter value changes after an signal at STEP to next one depending on selected stepping mode described in figure 3 (e.g. during micro stepping to value 2) . Register 0 0 0 0 1 DM2 DM1 DM0 SR1 SR0 0 0 A1 MUX A0 MUX Address Calculation Phase B Phase A PWM Control With HS Current Monitoring A3=0 A3=1 Adr = A[3..0] Adr = neg(A[3..0]) Adr = neg(A[3..0]) Adr nA[3..0] Overcurrent Detection At LS Switch Current-Profile Table stored in register2, ...6 Profile 8 Phase Counter 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 3 Profile 7 Current Driver A 0 Profile 6 Adress of Current Profile Entry Profile 5 0 0 Phase A Profile 4 0 1 0 Profile 3 0 0 0 Current Driver B 0 0 0 Profile 2 Adress of Curren Profile Entry Phase B Profile 1 0 0 0 0 Profile 0 **HS Current** Registe Monitoring 0 0 0 0 0 1 (Load control) LIMIT_HSA1 bit DAC I_{LIMIT A} REF ■ 200 uA LS Current Monitoring OC LSB1 (Overcurrentl) LS2 on LIMIT LS Current **HS Current** Monitoring Monitoring (Overcurrent) (Load control)

Figure 16. Reference generation for PWM control (switch on)

L9942 Appendix




Figure 17. Reference generation for PWM control (decay)

Package information L9942

8 **Package information**

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com.


ECOPACK® is an ST trademark.

Figure 18. PowerSSO24 mechanical data and package dimensions


Dim.		mm			inch	
Dilli.	Min.	Тур.	Max.	Min.	Тур.	Max.
Α			2.45			0.0965
A2	2.15		2.35	0.084		0.0925
a1	0		0.10	0		0.003
b	0.33		0.51	0.013		0.020
С	0.23		0.32	0.009		0.012
D (1)	10.10		10.50	0.398		0.413
E (1)	7.40		7.60	0.291		0.299
е		0.80			0.031	
e3		8.80			0.346	
F		2.30			0.090	
G			0.10			0.004
G1			0.06			0.002
Н	10.10		10.50	0.398		0.413
h			0.40			0.016
k		0		8° (max	.)	
L	0.55		0.85	0.0217		0.0335
0		1.20				0.047
Q		0.80				0.031
S		2.90				0.114
T		3.65				0.143
U		1.0				0.039
N			10° (max)		
Χ	4.10		4.70	0.161		0.185
Υ	6.50		7.10	0.256		0.279
	4.90 ⁽⁴⁾			0.192 ⁽⁴⁾ sh or prot		0.216 ⁽⁴⁾

- (1) "D and E1" do not include mold flash or protusions.
 Mold flash or protusions shall not exceed 0.15mm (0.006")
 (2) No intrusion allowed inwards the leads.
 (3) Flash or bleeds on exposed die pad shall not exceed 0.4 mm per side
 (4) Variation for small window leadframe option.

OUTLINE AND MECHANICAL DATA



PowerSSO24 (Exposed pad down)



L9942 Revision history

9 Revision history

Table 27. Document revision history

Date	Revision	Changes
10-Nov-2005	1	Initial release.
04-May-2006	2	Feature list updated. Part numbers updated.
21-Sep-2006	3	Feature list updated. Table 21 on page 28 updated.
09-Jul-2007	4	Updated the order codes (see <i>Table 1: Device summary on page 1</i>). Changed the status from Preliminary data to Datasheet.
02-Feb-2009	5	Updated the following tables: 2, 9, 14, 15, 16, 17, 18, 19 and 20. Updated the following chapters: 2.4, 5.1, 5.2, 5.3, 5.4, 5.5, 5.6 and 5.7.
15-May-2009	6	Updated Figure 18: PowerSSO24 mechanical data and package dimensions on page 38.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION). OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2009 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

