

LM3549

High Power Sequential LED Driver

General Description

The LM3549 is a high power LED driver with up to 700mA output current. It has three constant current LED drivers and a buck boost SMPS for driving RGB LEDs with high efficiency. LED drivers are designed for sequential drive so only one driver can be enabled at a time.

LED driver output current settings can be stored to integrated non-volatile memory which allows stand-alone operation without I²C interface. Non-volatile memory is rewritable so current setting can be changed if needed.

LM3549 has a fault detection feature that can detect several different fault conditions. In case of a fault error flags are set and FAULT output sends interrupt to control logic. Error flags can be read through I²C interface.

Total brightness can be controlled with PWM input or with master fader register if I²C interface is used.

Key Specifications


- Integrated buck-boost converter
- Programmable LED drivers
- 700 mA maximum drive current
- ±6% Current accuracy over temperature
- 24-pin LLP package

Features

- Over-current protection
- Over-temperature protection
- I²C compatible interface
- Under-voltage lockout
- LED open and short protection and detection
- 95% peak efficiency buck-boost converter
- NVM memory for calibration data and standalone usage without I²C control
- Soft start


Applications

- Portable video projectors
- High power LED driving



Typical Application Circuit

30111701



30111702

FIGURE 1. 24-Pin LLP Package, No Pullback

Ordering Information

Order Number	Top Mark	Supplied As
LM3549SQ	L3549SQ	1000 units, Tape-and-Reel
LM3549SQX	L3549SQ	4500 units, Tape-and-Reel
LM3549SQE	L3549SQ	250 units, Tape-and-Reel

Pin Descriptions

Pin #	Name	Type	Description
1	NC		
2	L1	A	Inductor positive terminal 1
3	L1	A	Inductor positive terminal 2
4	GND_SW	G	SMPS ground
5	L2	A	Inductor negative terminal 1
6	L2	A	Inductor negative terminal 2
7	VOUT	A	Buck boost output terminal 1
8	NC		
9	VOUT	A	Buck boost output terminal 2
10	R_EN	DI	Red output enable
11	VDDS	P	Supply voltage
12	G_EN	DI	Green output enable
13	B_EN	DI	Blue output enable
14	PWM	DI	Master fader input
15	GND	G	Ground
16	R_OUT	A	R output
17	G_OUT	A	G output
18	B_OUT	A	B output
19	FAULT	DO	Fault detection interrupts output. Active LOW open drain output.
20	SDA	DI/O	I2C Data
21	SCL	DI	I2C Clock
22	EN	DI	Enable and IO reference level
23	VDDP	P	SMPS supply voltage
24	NC		

Absolute Maximum Ratings (Note 1, Note 2)

2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

VDD and VOUT pins	-0.3V to 6.0V
Voltage on all other pins	-0.3V ($V_{IN}+0.3V$) w/6.0V max
Continuous Power Dissipation <small>(Note 3)</small>	Internally Limited
Junction Temperature (T_{J-MAX})	+150°C
Storage Temperature Range	-65°C to +150°C
Maximum Lead Temperature <small>(Soldering)</small> <small>(Note 4)</small>	
ESD Rating <small>(Note 5)</small>	
Human Body Model	2.0kV

Operating Ratings (Note 1, Note 2)

Input Voltage Range	2.7V to 5.5V
Junction Temperature <small>(T_J)</small> Range	-30°C to +125°C
Ambient Temperature <small>(T_A)</small> Range <small>(Note 6)</small>	-30°C to +85°C

Thermal Properties

Junction-to-Ambient Thermal Resistance <small>(θ_{JA})</small> , LLP-24 Package <small>(Note 7)</small>	35 - 50°C/W
---	-------------

Electrical Characteristics (Note 2, Note 8) Limits in standard type face are for $T_A = 25^\circ\text{C}$. Limits in **boldface type** apply over the full operating ambient temperature range ($-30^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$). Unless otherwise noted, specifications apply to the LM3549 Typical Application Circuit (page 1) with: $V_{IN} = 3.6\text{V}$, $C_{IN} = 10 \mu\text{F}$, $C_{OUT} = 4.7 \mu\text{F}$ and $L1 = 2.2 \mu\text{H}$. (Note 9)

Symbol	Parameter	Condition	Min	Typ	Max	Units
V_{IN}	Supply voltage	Minimum voltage for startup	2.7			V
		Full output power	3.1		5.5	
I_{IN} <small>(IVDDP + IVDDS)</small>	Shutdown supply current	EN low			1	μA
	Standby supply current	EN High, x_EN low		0.4	1	mA
I_{IN} <small>(IVDDS)</small>	Active mode supply current	EN High, x_EN high, RGB outputs open		1.6	3	mA

Drivers (R_OUT, G_OUT, B_OUT)

$I_{OUT MIN}$	Minimum output current		97	107	118	mA
$I_{OUT MAX}$	Maximum output current		690	705	720	mA
I_{LIM}	Current limit				15	%
R_{OUT}	Driver on resistance	$I_{OUT} = 500 \text{ mA}$		0.2		Ω

Driver System Characteristics

I_{OUT}	Current accuracy	After settling, 500 mA (ISET = 276h)	-6	± 1	+6	%
t_r	Current rise time				50	μs
t_f	Current fall time				50	μs
I_{STEP}	Current step			0.64		mA

Buck or Boost Converter

	Positive current limit range	Programmable	500		2000	mA
	Positive current limit accuracy	Set to 1000 mA	-20		+20	%
	Negative current limit range	Programmable	550		2200	mA
	Negative current limit accuracy	Set to 550 mA	-20		+20	%
$V_{OUT MAX}$	Maximum output voltage				4.6	V
f_{SW}	Switching frequency		2.25	2.4	2.55	MHz
$r_{DSON P1S}$	P1 on resistance in buck mode (small)			100		$\text{m}\Omega$
$r_{DSON P1L}$	P1 on resistance in boost mode (large)			55		$\text{m}\Omega$
$r_{DSON N1}$	N1 on resistance			160		$\text{m}\Omega$
$r_{DSON N3}$	N3 on resistance in buck mode	$V_{OUT} = 0.8\text{V}$		70		$\text{m}\Omega$

Symbol	Parameter	Condition	Min	Typ	Max	Units
$r_{\text{DS(on) P2}}$	P2 on resistance in boost mode	$V_{\text{OUT}} = 3.6\text{V}$		65		$\text{m}\Omega$
$r_{\text{DS(on) N2}}$	N2 on resistance			150		$\text{m}\Omega$
PWM Input (Global brightness control)						
f_{PWM}	PWM frequency	7-bit resolution	4		20	kHz
		8-bit resolution	4		10	
		9-bit resolution	4		5	
t_{TO}	Timeout	For PWM zero	260	300	340	μs
t_{ON}	Minimum on time			1		μs
t_{OFF}	Minimum off time			1		μs
Logic Input EN						
VIL	Logic input low level				0.5	V
VIH	Logic input high level		1.2			V
Logic Inputs SDA, SCL, R_EN, G_EN, B_EN, PWM						
VIL	Logic input low level	$V_{\text{EN}} = 1.65 \text{ to } V_{\text{DD}}$			$0.2 \cdot V_{\text{EN}}$	V
VIH	Logic input high level	$V_{\text{EN}} = 1.65 \text{ to } V_{\text{DD}}$	$0.8 \cdot V_{\text{EN}}$			V
Logic Outputs SDA, FAULT						
VOL	Output low level	$I_{\text{OUT}} = 3 \text{ mA}$			0.5	V

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.

Note 2: All voltages are with respect to the potential at the GND pin.

Note 3: Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at $T_{\text{J}} = +150^{\circ}\text{C}$ (typ.) and disengages at $T_{\text{J}} = +140^{\circ}\text{C}$ (typ.).

Note 4: For detailed soldering specifications and information, please refer to **National Semiconductor Application Note AN-1187: Leadless Leadframe Package (LLP)**.

Note 5: The Human body model is a 100 pF capacitor discharged through a 1.5 k Ω resistor into each pin. (MIL-STD-883 3015.7)


Note 6: In applications where high-power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature ($T_{\text{A-MAX}}$) is dependent on the maximum operating junction temperature ($T_{\text{J-MAX-OP}} = +125^{\circ}\text{C}$), the maximum power dissipation of the device in the application ($P_{\text{D-MAX}}$), and the junction-to ambient thermal resistance of the part/package in the application (θ_{JA}), as given by the following equation: $T_{\text{A-MAX}} = T_{\text{J-MAX-OP}} - (\theta_{\text{JA}} \times P_{\text{D-MAX}})$.

Note 7: Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues in board design.

Note 8: Min and Max limits are guaranteed by design, test, or statistical analysis. Typical (Typ) numbers are not guaranteed, but do represent the most likely norm.

Note 9: C_{IN} , C_{OUT} : Low-ESR Surface-Mount Ceramic Capacitors (MLCCs) used in setting electrical characteristics.

Block Diagram



30111703

FIGURE 2. LM3549 Block Diagram

Modes of Operation





FIGURE 3. Modes of Operation

- SHUTDOWN:** Shutdown mode is entered always if EN is low or internal Power On Reset (POR) is active. Power on reset will activate during the chip startup or when the supply voltage VDD falls below 1.5V. This is the low power consumption mode, when all circuit functions are disabled.
- STARTUP:** When EN input is pulled high, the internal startup sequence powers up all the needed internal blocks (VREF, Oscillator, etc.). EEPROM values are also read to registers during Startup.
- STANDBY:** After Startup device enters Standby mode. In standby mode all support blocks are active but buck-boost converter and the drivers are disabled. Control registers can be written in this mode and the control bits are effective immediately. EEPROM writing is allowed only in standby mode.
- BOOST STARTUP:** Soft start for boost output is generated in the boost startup mode. The boost output is raised in a low current mode. Soft start time can be set with registers. The boost startup is entered from Standby if any of the X_EN inputs is pulled high.
- NORMAL:** During normal mode user controls the chip using the X_EN inputs. In normal mode buck-boost converter and drivers are active. Device returns to standby mode if all X_EN inputs are low for time period set by Time out register. If EN input is pulled low device goes to shutdown mode.
- TSD:** If the chip temperature rises too high, the thermal shutdown (TSD) disables the chip operation and Standby mode is entered until no thermal shutdown event is present.


Typical Performance Characteristics

Standby Supply Current vs. Input Voltage




30111704

Active Mode Supply Current vs Input Voltage (LED Open)




30111705

LED Current vs Current Setting
 $V_{IN} = 3.8V$




30111706

Driver Current vs. Input Voltage
($I_{OUT} = 500\text{ mA}$)




30111751

Driver Resistance vs VIN
($I_{OUT} = 500\text{ mA}$)




30111707

LED Driver Resistance vs Output Current
($V_{IN} = 3.8V$)




30111708

LED Drive Efficiency vs Output Current
($V_{OUT} = 3.4V$)




30111709

LED Drive Efficiency vs Input Voltage
($I_{OUT} = 300\text{ mA}$)




30111710

PWM Output Current Control



30111711

Master Fader Register Current Control



30111712

Operation Description

LM3549 is a sequential LED driver for portable video projectors. It has three high current low side drivers and a buck-boost DC-DC converter. Only single LED can be enabled at any given time. DC-DC converter quickly adjusts the output voltage to a suitable level based on each LED's forward voltage. This minimizes the power dissipation at the drivers and maximizes the system efficiency.

Figure 4 shows a typical timing of a portable video projector light source. Each frame is divided into 10 individual color sequences. White balance is achieved by adjusting the driver currents.

Timing of LM3549 depends solely on the R_EN, G_EN and B_EN inputs. Each driver's current is set with I²C registers and current levels can be stored to internal EEPROM. After correct current values are stored to EEPROM LM3549 can be used in application without I²C interface.

Full frame	1/60Hz	16.66 ms
Red	Full frame x 7.5%	1.25 ms
Green	Full frame x 11%	1.822 ms
Blue	Full frame x 12.5%	2.08 ms




FIGURE 4. Timing Chart

CONTROL INTERFACE

Even though each driver has its own control input only one driver can be enabled at any given time. If second control is pulled high while previous color is active second output won't be enabled until the first input is pulled low. This can be seen on Figure 6. G_EN is pulled high while R_EN is still high. G_OUT is not activated until R_EN is pulled low. Next B_EN and R_EN are both pulled high while G_EN is high. When G_EN is pulled low R_OUT is enabled because R_EN has higher priority (Priority order: RGB).




FIGURE 5. Control Signals

CONTROL REGISTERS

Figure 6 shows the structure of the control registers. Control registers consists of volatile dynamic registers and non volatile EEPROM.




FIGURE 6. Register Structure

All I²C register read write commands are done to volatile dynamic registers. Dynamic registers are also used to set the device parameters. All registers except FAULT and EEPROM CONTROL register can be stored to EEPROM. EEPROM values are automatically read to dynamic registers during startup. This makes device use very versatile. After calibration device can be used even without I²C control. If system has I²C bus, control registers can be written to adjust param-

eters on the fly. If registers need to be set back to default values this can be done by first writing 04h to register 40h (EE init bit to "1") followed by 01h to register 40h (EE read bit to "1").

EEPROM PROGRAMMING

EEPROM values can be rewritten if device needs recalibration. This can be done for example if white point changes due to aging effect of the LEDs. To store current register values to EEPROM user needs to first write 04h to register 40h (EE init bit to "1") followed by 02h to register 40h (EE prog bit to "1"). LM3549 Internal charge pump generates the high voltage required for programming the EEPROM. To be able to generate this high voltage V_{in} needs to be set to 5V during EEPROM programming. EEPROM programming should be completed within approximately 200 ms. Once EEPROM programming is completed LM3549 sets EE_ready bit to 1. After this V_{in} voltage can be set back to normal operating level. EEPROM programming should always be done in standby mode.

CURRENT SETTING

There are three 10 bit current settings for each driver. 10 bits are divided into two eight bit registers. First register holds the eight least significant bits (LSB) and the second register holds the two most significant bits (MSB). These settings are grouped into three banks. IR0, IG0 and IB0 form a bank0; IR1, IG1 and IB1 form a bank1 and IR2, IG2 and IB2 form a bank2. For example IR0_MSB holds the two MSB for red on bank0 and IR0_LSB the eight LSB for red on bank0. Bank is selected with BANK_SEL register (00 = bank0, 01 = bank1 and 10 or 11 = bank2).

Current setting is linear up to 550mA output current (see figure LED Current vs Current Setting). 550mA current is achieved with current setting $I_{SET} = 710$. After this the current step decreases slightly. For currents up to 550 mA current setting can be calculated using formula:

$$I_{SET} = (\text{target current in mA} - 100 \text{ mA}) / (650 \text{ mA} / 1024)$$

For currents between 550mA and 700mA current setting can be calculated using formula:

$$I_{SET} = (\text{target current in mA} - 550 \text{ mA}) / 0.479 \text{ mA} + 710$$

BRIGHTNESS CONTROL

Output current of all drivers can be adjusted using PWM input or FADER register. This can be used to easily adjust the total brightness of the LEDs. Brightness control function can be enabled from the CTRL register as seen in table below. In

case of PWM input brightness control (BRC) is the positive duty cycle of the input signal. In case of FADER register brightness is MASTER FADER[7:0]/255.

MFE	PWM	Brightness Control
0	0	No brightness control
0	1	PWM input
1	0	FADER register
1	1	PWM input

The maximum currents of the drivers are set in the current setting registers. Brightness control keeps the ratio of the driver currents constant and adjusts the output currents based on the highest current setting. Driver currents can be adjusted between 100 mA to the maximum current set in the registers (see figures PWM Output Current Control and Master Fader Register Current Control in the Typical Performance Characteristics chapter).

I_{SET1} =highest current setting

I_{SET2} =current setting 2

I_{SET3} =current setting 3

$R1 = (I_{SET2} / I_{SET1})$, ratio of current 2 and the highest current

$R2 = (I_{SET3} / I_{SET1})$, ratio of current 3 and the highest current

BRC =brightness control

$$I1 = I_{SET1} \times \text{BRC}$$


$$I2 = I1 \times R1$$

$$I3 = I1 \times R2$$

PWM TIMING

Figure 8 shows example of PWM brightness control. PWM input can be change at any given time but control takes effect when next enable is pulled high. To guarantee that control takes effect for the next color time from PWM change to next enable needs to be greater than timeout time (300 μ s typical).

At the beginning of the example frame PWM input is changed from 100% to 80% while green driver is enabled. Brightness level is not changed in the middle of the green frame but at the beginning of the next color which in this example is blue. During next green PWM is set back to 100%. This is done at least 300 μ s before next enable is pulled high and control takes effect then. During next green PWM is changed to 0%. Time from PWM change to next enable (blue) is less than 300 μ s and control don't take effect when blue starts but one color later, what in this example is red.



30111737


FIGURE 7. PWM Timing

FAULT DETECTION

LM3549 can detect several different fault conditions. These are LED open, LED short, thermal shutdown (TSD), under voltage lockout (UVLO) and buck-boost converter over current protection (OCP). If any of the fault conditions occur corresponding fault bit is set in the fault register. If fault mask bit is not set also Fault output is pulled low. Reading Fault register resets its value to zero and sets Fault output to high impedance state.

LED OPEN FAULT

Open fault is generated when at the end of color VOUT is at maximum and no current is flowing through driver ($V_{Dx} = 0V$). Also OCP fault needs to be low. Open fault can be generated by broken LED or a soldering defect.




30111738

FIGURE 8. LED Open Fault

LED SHORT FAULT

Short fault is detected when $V_{OUT} < 1.0V$ at the end of a color. Short fault is generated when VOUT is shorted to driver

by soldering defect or faulty LED. Driver current limit limits the maximum current. Depending on output current and positive limit settings, LED short can also generate OCP fault to fault register.



30111739

FIGURE 9. LED Short Fault

TSD FAULT

Thermal shutdown (TSD) fault is generated if junction temperature rises above TSD level. TSD engages at $T_J = 150^\circ C$ (typ) and disengages at $T_J = 140^\circ C$ (typ). TSD sets device to standby mode. Occasionally a false TSD fault is generated to Fault register when device goes from shutdown mode to standby mode. It is good practice to reset the fault register by reading it every time after device is set from shutdown mode to standby mode.

UVLO FAULT

Under voltage lock out (UVLO) fault is generated if VIN drops below UVLO level ($\sim 2.5V$). UVLO sets device to standby mode. When VIN rises back above the 2.5V device exits UVLO. If control register values were changed from EEPROM

defaults they need to be rewritten to registers because UVLO condition can generate EEPROM read sequence.

OVER CURRENT PROTECTION FAULT

Over current protection (OCP) fault is generated when positive current limit is active at the end of a color. It is important to notice that OCP fault is not always set when positive current limit is activated. Positive current limit can activate during normal operation when buck-boost is adjusting the output voltage to a higher level. OCP can be caused by short from VOUT to GND, short from driver to GND or if too low positive current limit value is set for desired output current.

I²C Compatible Interface

I²C ADDRESS

LM3549 I²C address is 36 hex (7 bits).

I²C SIGNALS

The SCL pin is used for the I²C clock and the SDA pin is used for bidirectional data transfer. Both these signals need a pull-up resistor according to I²C specification. The values of the pull-up resistors are determined by the capacitance of the bus (typ. ~1.8k). Signal timing specifications are shown in *I²C Timing Parameters*.

I²C VALIDITY

The data on SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, state of the data line can only be changed when CLK is LOW.




FIGURE 10. I²C Signals: Data Validity

I²C START AND STOP CONDITIONS

START and STOP bits classify the beginning and the end of the I²C session. START condition is defined as SDA signal transitioning from HIGH to LOW while SCL line is HIGH. STOP condition is defined as the SDA transitioning from LOW to HIGH while SCL is HIGH. The I²C master always generates START and STOP bits. The I²C bus is considered to be busy after START condition and free after STOP condition. During data transmission, I²C master can generate repeated START conditions. First START and repeated START conditions are equivalent, function-wise.




FIGURE 11. Start and Stop Conditions

TRANSFERRING DATA

Every byte put on the SDA line must be eight bits long, with the most significant bit (MSB) being transferred first. Each byte of data has to be followed by an acknowledge bit. The acknowledge related clock pulse is generated by the master. The transmitter releases the SDA line (HIGH) during the acknowledge clock pulse. The receiver must pull down the SDA line during the ninth clock pulse, signifying an acknowledge. A receiver which has been addressed must generate an acknowledge after each byte has been received.

After the START condition, the I²C master sends a chip address. This address is seven bits long followed by an eighth bit which is a data direction bit (R/W). The LM3549 address is 36 hex. For the eighth bit, a "0" indicates a WRITE and a "1" indicates a READ. The second byte selects the register to which the data will be written. The third byte contains data to write to the selected register.




FIGURE 12. I²C Write Cycle

When a READ function is to be accomplished, a WRITE function must precede the READ function, as shown in the I²C Read Cycle waveform.





FIGURE 13. I²C Read Cycle

FIGURE 14. I²C Timing Diagram

30111743

I²C Timing Parameters

Symbol	Parameter	Limit		Units
		Min	Max	
1	Hold Time (repeated) START Condition	0.6		μs
2	Clock Low Time	1.3		μs
3	Clock High Time	600		ns
4	Setup Time for a Repeated START Condition	600		ns
5	Data Hold	300	900	ns
5	Data Hold Time (input direction)	0	900	ns
6	Data Setup Time	100		ns
7	Rise Time of SDA and SCL	$20 + 0.1C_b$	300	ns
8	Fall Time of SDA and SCL	$15 + 0.1C_b$	300	ns
9	Set-up Time for STOP condition	600		ns
10	Bus Free Time between a STOP and a START Condition	1.3		μs
C _b	Capacitive Load for Each Bus Line	10	200	pF

Register Map

ADDR	NAME	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT	NOTE
00H	BANK_SEL							Bank_sel[1:0]		00H	EEPROM
01H	IR0_LSB				Red 0 [7:0]					81H	EEPROM
02H	IR0_MSB			N/A				Red 0 [9:8]		01H	EEPROM
03H	IG0_LSB				Green 0 [7:0]					81H	EEPROM
04H	IG0_MSB			N/A				Green 0 [9:8]		01H	EEPROM
05H	IB0_LSB				Blue 0 [7:0]					81H	EEPROM
06H	IB0_MSB			N/A				Blue 0 [9:8]		01H	EEPROM
07H	IR1_LSB				Red 1 [7:0]					E7H	EEPROM
08H	IR1_MSB			N/A				Red 1 [9:8]		00H	EEPROM
09H	IG1_LSB				Green 1 [7:0]					E7H	EEPROM
0AH	IG1_MSB			N/A				Green 1 [9:8]		00H	EEPROM
0BH	IB1_LSB				Blue 1 [7:0]					E7H	EEPROM
0CH	IB1_MSB			N/A				Blue 1 [9:8]		00H	EEPROM
0DH	IR2_LSB				Red 2 [7:0]					4DH	EEPROM
0EH	IR2_MSB			N/A				Red 2 [9:8]		00H	EEPROM
0FH	IG2_LSB				Green 2 [7:0]					4DH	EEPROM
10H	IG2_MSB			N/A				Green 2 [9:8]		00H	EEPROM
11H	IB2_LSB				Blue 2 [7:0]					4DH	EEPROM
12H	IB2_MSB			N/A				Blue 2 [9:8]		00H	EEPROM
13H	FADER				MASTER FADER [7:0]						
14H	CTRL	N/A		SOFT START[1:0]	TIME OUT[1:0]	MFE	PWM			00H	EEPROM
15H	ILIMIT	N/A		POS_LIMIT[1:0]	N/A			NEG_LIMIT[1:0]		11H	EEPROM
16H	F_MASK		N/A	SHORT	OPEN	UVLO	OC			00H	EEPROM
17H	FAULT	N/A	SHORT[1:0]	OPEN[1:0]	UVLO	OC				00H	Read Only
19H	USR1			User Register1[7:0]							
1AH	USR2			User Register2[7:0]							
40H	EEPROM CONTROL	EE ready			EE init	EE prog	EE read			00H	R/W

I²C Register Details

00h BANK_SEL[1:0]

Bank selection register. Selects one of the three current setting banks.

BIT		BANK SELECTION
0	0	Bank 0
0	1	Bank 1
1	0	Bank 2
1	1	Bank 2

01h IR0_LSB and 02h IR0_MSB

Red LED current setting for Bank 0. IR0_LSB holds the eight least significant bits and IR0_MSB the two most significant bits.

03h IG0_LSB and 04h IG0_MSB

Green LED current setting for Bank 0. IG0_LSB holds the eight least significant bits and IG0_MSB the two most significant bits.

05h IB0_LSB and 06h IB0_MSB

Blue LED current setting for Bank 0. IB0_LSB holds the eight least significant bits and IB0_MSB the two most significant bits.

07h IR1_LSB and 08h IR1_MSB

Red LED current setting for Bank 1. IR1_LSB holds the eight least significant bits and IR1_MSB the two most significant bits.

09h IG1_LSB and 0Ah IG1_MSB

Green LED current setting for Bank 1. IG1_LSB holds the eight least significant bits and IG1_MSB the two most significant bits.

0Bh IB1_LSB and 0Ch IB1_MSB

Blue LED current setting for Bank 1. IB1_LSB holds the eight least significant bits and IB1_MSB the two most significant bits.

0Dh IR2_LSB and 0Eh IR2_MSB

Red LED current setting for Bank 2. IR2_LSB holds the eight least significant bits and IR2_MSB the two most significant bits.

0Fh IG2_LSB and 10h IG2_MSB

Green LED current setting for Bank 2. IG2_LSB holds the eight least significant bits and IG2_MSB the two most significant bits.

11h IB2_LSB and 12h IB2_MSB

Blue LED current setting for Bank 2. IB2_LSB holds the eight least significant bits and IB2_MSB the two most significant bits.

13h FADER

Master fader control register. Can be used to control the total brightness of the LEDs if MFE is enabled.

14h CTRL

Control register. Controls many of the LM3549 features.

BIT[1:0] PWM and MFE

Control register bits [1:0] can be used to enable master control or PWM brightness control.

MFE	PWM	BRIGHTNESS CONTROL
0	0	No brightness control
0	1	PWM input
1	0	Master input
1	1	PWM input

BIT[3:2] TIME_OUT[1:0]

Selects how long device stays in active mode after all x_EN controls have been set low

BIT		TIME OUT
0	0	125 ms
0	1	250 ms
1	0	500 ms
1	1	1s

BIT[5:4] SOFT_START[1:0]

Enables soft start feature and selects soft start time.

BIT		SOFT START TIME
0	0	disabled
0	1	0.5s
1	0	1s
1	1	2s

15h ILIMIT

ILIMIT register sets the buck-boost converters current limit values.

BIT[1:0] NEG_LIMIT[1:0]

Selects buck-boost converters negative current limit.

BIT		NEGATIVE CURRENT LIMIT
0	0	550 mA
0	1	1100 mA
1	0	1650 mA
1	1	2200 mA

BIT[5:4] POS_LIMIT[1:0]

Selects buck-boost converters positive current limit.

BIT		POSITIVE CURRENT LIMIT
0	0	500 mA
0	1	1000 mA
1	0	1500 mA
1	1	2000 mA

16h F_MASK

Fault output mask register. Can be used to disable fault output from desired faults.

17h FAULT

Fault register. If fault occurs corresponding fault bits are set in fault register. Reading Fault register resets it. Read only register.

BIT[0] OCP

Over current protection. Buck-boost converters current limit has been reached.

BIT[1] TSD

Thermal shutdown fault. Junction temperature has risen above TSD level.

BIT[2] UVLO

Under voltage lock-out. Input voltage has fallen below UVLO threshold level.

BIT[4:3] OPEN[1:0]

LED open fault.

BIT		FAULT
0	0	No fault
0	1	Red open
1	0	Green open
1	1	Blue open

BIT[6:5] SHORT[1:0]

LED short fault.

BIT		FAULT
0	0	No fault
0	1	Red short
1	0	Green short
1	1	Blue short

19h and 1Ah USR1 and USR2

User registers 1 and 2. Can be used to store any user data. No affect on the device.


40h EEPROM CONTROL

EEPROM Control register. This register is used to program EEPROM. EEPROM programming is described in the EEPROM Programming chapter.

Recommended External Components

Symbol	Symbol explanation	Value	Type	Example
CIN	Input Capacitor	10 μ F, 6.3V/10V	X7R	
COUT	Output Capacitor	4.7 μ F, 6.3V/10V	X7R	
L1	Switcher Inductor	2.2 μ H, 1900 mA		TDK VLF4014ST-2R2M1R9

Physical Dimensions inches (millimeters) unless otherwise noted



24-Pin LLP Package
For Ordering, Refer to Ordering Information Table
NSC Package Number SQA24
X1 = 4.0 mm (±0.1mm), X2 = 4.0 mm, X3 = 0.8 mm

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:
www.national.com

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/lido	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempensors	SolarMagic™	www.national.com/solarmagic
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2010 National Semiconductor Corporation

For the most current product information visit us at www.national.com



**National Semiconductor
Americas Technical
Support Center**
Email: support@nsc.com
Tel: 1-800-272-9959

**National Semiconductor Europe
Technical Support Center**
Email: europe.support@nsc.com

**National Semiconductor Asia
Pacific Technical Support Center**
Email: ap.support@nsc.com

**National Semiconductor Japan
Technical Support Center**
Email: jpn.feedback@nsc.com