# High Input Voltage SMPS Start-up / Linear Regulator

#### **Features**

- Accepts inputs from 15 to 450V
- Output currents up to 3.0mA continuous, 30mA peak
- Supply current typically 50µA
- ► Line regulation typically 0.1mV/V
- Output can be trimmed from 8.0 to 12V
- Output current can be increased to 150mA with external FET

#### **Applications**

- Off-line SMPS startup circuits (pulse loads)
- Low power off-line regulators
- Regulators for noisy inputs

#### Caution!

The LR645 does NOT provide galvanic isolation. When operated from an AC line, potentially lethal voltages can be present on the IC. Adequate means of protecting the end user from such voltages must be provided by the circuit developer.

**Ordering Information** 

Part Number	Package Options	Packing
LR645LG-G	8-Lead SOIC	2500/Reel
LR645N3-G	TO-92	1000/Bag
LR645N3-G P002	TO-92	2000/Reel
LR645N3-G P003	TO-92	2000/Reel
LR645N3-G P005	TO-92	2000/Reel
LR645N3-G P013	TO-92	2000/Reel
LR645N3-G P014	TO-92	2000/Reel
LR645N5-G	TO-220	50/Tube
LR645N8-G	TO-243AA (SOT-89)	2000/Reel

-G denotes a lead (Pb)-free / RoHS compliant package Refer to 'P0xx' Tape & Reel Specs for P002, P003, P005, P013, and P014 TO-92 Taping Specifications and Winding Styles

## **Absolute Maximum Ratings**

Parameter	Value
Input voltage	450V
Output voltage	15.5V
Operating and storage temperature	-55°C to +150°C


Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

#### **General Description**

The Supertex LR645 is a high input voltage, low output current linear regulator. It has a 3-terminal fixed output voltage version available in TO-92, TO-220 and SOT-89 packages, as well as an adjustable voltage version available in an 8-lead SOIC package. The 3-terminal version functions like any other low voltage 3-terminal regulator except it allows the use of much higher input voltages. When used in a SMPS start-up circuit, it eliminates the need for large power resistors. In this application, current is drawn from the high voltage line only during start-up. Only leakage current flows after start-up, thereby reducing the continuous power dissipation to a few milliwatts.

The adjustable voltage version allows trimming of the output voltage from 8.0 to 12V. This version can also be connected to an external depletion mode MOSFET for increased output current. When used in conjunction with Supertex depletion mode MOSFET DN2540N5, an output current of up to 150mA is achieved.

## **Pin Configuration**



## **Typical Thermal Characteristics**

Package	$oldsymbol{ heta_{ja}}$	Power Dissipation @T <sub>A</sub> = 25°C
8-Lead SOIC	101°C/W	0.31
TO-92	132°C/W	0.74
TO-220	29°C/W	1.8
TO-243AA (SOT-89)	133°C/W	1.6

<sup>\*</sup> Mounted on FR5 board; 25mm x 25mm x 1.57mm Significant P<sub>n</sub> increase possible on ceramic substrate


#### **Package Marking**



YY = Year Sealed WW = Week Sealed L = Lot Number \_ = "Green" Packaging

8-Lead SOIC


Packages may or may not include the following marks: Si or



Y = Last Digit of Year Sealed W = Code for Week Sealed L = Lot Number - = "Green" Packaging

**TO-92** 


Packages may or may not include the following marks: Si or \$\frac{1}{4}\$





L = Lot Number YY = Year Sealed WW = Week Sealed = "Green" Packaging **TO-220** 

Packages may or may not include the following marks: Si or



TO-243AA (SOT-89)

Packages may or may not include the following marks: Si or

#### Electrical Characteristics

(Test conditions unless otherwise specified:  $T_A = 25$ °C;  $V_{IN} = 15$  to 450V,  $C_{OUT} = 0.01 \mu F$ )

Sym	Parameter	Min	Тур	Max	Units	Conditions
M	Output voltage	9.3	10	10.7	V	No load
V <sub>out</sub>	Output voltage over temperature <sup>1</sup>	9.0	10	11.5	V	T <sub>J</sub> = - 40 to +125°C, No load
۸۱/	Line regulation	-	40	200	mV	V <sub>IN</sub> = 15 to 400V, No load
$\Delta V_{OUT}$	Load regulation	-	150	400	mV	$V_{IN} = 50V, I_{OUT} = 0 \text{ to } 3.0\text{mA}$
V <sub>IN</sub>	Operating input voltage range	15	-	450	V	
I <sub>INQ</sub>	Input quiescent current	-	50	150	μA	No Load
I <sub>OFF</sub>	V <sub>IN</sub> off-state leakage current	-	0.1	10	μA	V <sub>AUX</sub> ≥ V <sub>OUT</sub> +1V applied to V <sub>OUT</sub> pin
I <sub>AUX</sub>	Input current to V <sub>OUT</sub>	-	-	200	μA	V <sub>AUX</sub> ≥ V <sub>OUT</sub> +1V applied to V <sub>OUT</sub> pin
$\Delta V_{OUT}/\Delta V_{IN}$	Ripple rejection ratio <sup>1</sup>	50	60	-	dB	120Hz, No Load
e <sub>n</sub>	Noise voltage <sup>1</sup>	-	25	-	μV	0.01 to 100KHz
I <sub>PEAK</sub>	Output peak current <sup>2</sup>	-	30	-	mA	C <sub>OUT</sub> = 10μF, V <sub>IN</sub> = 400V
V <sub>AUX</sub>	External voltage applied to V <sub>out</sub>	-	-	13.2	V	

#### 8-lead, adjustable output voltage version only:


Test conditions unless otherwise specified:  $T_A = 25$  °C;  $V_{IN} = 15$  to 450V,  $C_{OUT} = 0.01 \mu F$ 

	V <sub>out</sub>	Output regulation trim range <sup>1</sup>	8	-	12	V	No load
	ΔV <sub>out</sub>	Load regulation at 8V trim <sup>1</sup>	-	200	400	mV	$V_{IN} = 15V, I_{OUT} = 0 \text{ to } 1.0 \text{mA}$
		Load regulation at 12V trim <sup>1</sup>	-	100	400	mV	$V_{IN} = 50V, I_{OUT} = 0 \text{ to } 3.0 \text{mA}$

#### Notes:

- Guaranteed by design. 1
- Pulse test duration <1.0msec, duty cycle <2%.

#### **LR645 Block Diagram**



## LR645: SMPS Start-Up Circuit


One of the main applications for the LR645 is a start-up circuit for off-line switch-mode power supplies (SMPS), as shown in Figure1. A minimum output capacitance of  $0.01\mu F$  is recommended for stability. The wide operating input voltage range of the LR645 allows the SMPS to operate and start-up from rectified AC or a DC voltage of 15 to 450V without adjustment.

During start-up, the LR645 powers the VCC line of the PWM IC with a nominal output voltage of 10V. The auxiliary voltage connected through a diode to the VOUT pin of the LR645 will start to increase. When the auxiliary voltage becomes larger

than the output voltage the LR645 turns OFF its internal high voltage input line and output voltage, allowing the auxiliary voltage to power the VCC line of the PWM IC. The input current drawn by the LR645 from the high voltage line after start-up will therefore only be leakage current of the internal MOSFET switch, which is typically 0.1µA.

The 3-terminal version shown in Figure 1 has load regulation guaranteed from 0 to 3.0mA at a fixed nominal output voltage of 10V. Applications requiring higher output current and/or a different output voltage can use the 8 pin adjustable version.

Figure 1: SMPS Start-Up Circuit




#### LR645: High Current SMPS Start-Up Circuit

The 8 lead version of the LR645 has connections for an external depletion-mode MOSFET for higher output current and external resistors for adjustable output voltage. As shown in Figure 2, the output current is increased to 150mA by using the Supertex 400V depletion-mode MOSFET DN2540. The maximum operating input voltage will be limited by the drainto-source breakdown voltage of the external MOSFET, but cannot exceed the 450V rating of the LR645.

The output voltage can be adjusted from 8 to 12V with 2 external resistors, R1 and R2. The ratio of R2/R1 determines the output voltage. R2 is connected between the  $V_{\text{OUT}}$  and TRIM pins. R1 is connected between TRIM and GND pins. Figure 5 is a curve showing output voltage versus resistor ratio R2/R1. The optimum range for R1 + R2 is  $200 \text{K}\Omega$  to  $300 \text{K}\Omega$ . This minimizes loading and optimizes accuracy of the output voltage. Figure 5 uses an R1 + R2 of  $250 \text{K}\Omega$ .

Figure 2: High Current SMPS Start-Up Circuit



## LR645: Off Line Linear Regulator

Circuits requiring low voltages to operate logic and analog circuits benefit from the LR645. The conventional use of step down transformers can be eliminated, thereby saving space and cost. Some examples of these applications are: proximity controlled light switches, street lamp controls, and low voltage power supplies for appliances such as washing machines, dishwashers, and refrigerators.

The wide operating input voltage range of 15 to 450V as well as the ripple rejection ratio of 50dB minimum allows the use of a small, high voltage input capacitor. The input AC line can be either full-wave or half-wave rectified. A minimum output capacitance of 0.01µF is recommended for output stability.

Figure 3: Cascading for Precision




Figure 3 shows the LR645 as a pre-regulator to a precision-regulator for high precision regulation. Higher output current is also possible by using an external depletion-mode MOSFET DN2540N5 as shown in Figure 4.

## **Power Dissipation Considerations**

The LR645 is a true linear regulator. Its power dissipation istherefore a function of input voltage and output load current. Forexample, if the LR645 is providing a continuous load current of 3mAat 10V while its input voltage is 400V, total dissipation in the LR645 will be:

$$P_{DISS} = (V_{IN} - V_{OUT}) \times (I_{OUT} + I_{MAX QUIESCENT})$$
  
=  $(400V - 10V) \times (3.0mA + 150\mu A)$   
= 1.23 Watts

The 1.23 watts is for continuous operation. This is within the dissipation capabilities of the TO-220 and SOT-89 packages. See the thermal characteristics chart on page 2 for deratings. For SMPS start-up applications, the output current is usually required only during start-up. This duration depends upon the auxiliary supply output capacitor and  $C_{\text{OUT}}$ , but is typically a few hundred milliseconds. All package types of the LR645 have been characterized for use with a  $C_{\text{OUT}}$  of at least  $10\mu\text{F}$ , and an AC line of 277V.

**Figure 4: High Current Regulation** 






Figure 5: Typical Output Voltage vs Resistor Ratio



# 8-Lead SOIC (Narrow Body) Package Outline (LG)

4.90x3.90mm body, 1.75mm height (max), 1.27mm pitch



#### Note:

1. This chamfer feature is optional. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symbo		Α	<b>A1</b>	A2	b	D	E	E1	е	h	L	L1	L2	θ	θ1	
Dimension (mm)	MIN	1.35*	0.10	1.25	0.31	4.80*	5.80*	3.80*	1.27 BSC - 0.50		0.25	0.40			<b>0</b> º	<b>5</b> °
	NOM	-	-	-	-	4.90	6.00	3.90		-	1.04 REF	0.25 BSC	-	-		
	MAX	1.75	0.25	1.65*	0.51	5.00*	6.20*	4.00*		0.50	1.27	]		<b>8</b> º	15°	


JEDEC Registration MS-012, Variation AA, Issue E, Sept. 2005.


\* This dimension is not specified in the JEDEC drawing.

Drawings are not to scale.

Supertex Doc. #: DSPD-8SOLGTG, Version 1041309.


# 3-Lead TO-92 Package Outline (N3)





**Front View** 

**Side View** 



**Bottom View** 

Symbol		Α	b	С	D	E	E1	е	e1	L
Dimensions (inches)	MIN	.170	.014 <sup>†</sup>	.014 <sup>†</sup>	.175	.125	.080	.095	.045	.500
	NOM	-	-	-	-	-	-	-	-	-
	MAX	.210	.022 <sup>†</sup>	.022 <sup>†</sup>	.205	.165	.105	.105	.055	.610*


Drawings not to scale.

Supertex Doc.#: DSPD-3TO92N3, Version E041009.

JEDEC Registration TO-92.
\* This dimension is not specified in the JEDEC drawing.

<sup>†</sup> This dimension differs from the JEDEC drawing.

# 3-Lead TO-220 Package Outline (N5)



Symbo	ol	Α	A1	A2	b	b2	С	D	D1	D2	E	E1	E2	е	H1	L	L1	Q	ФΡ
Dimen-	MIN	.140	.020	.080	.015	.045	.012 <sup>†</sup>	.560	.326 <sup>†</sup>	.474 <sup>†</sup>	.380	.270	0.20*		.230	.500	.200*	.100	.139
sion	NOM	-	-	-	.027	.057	-	-	-	-	-	-	-	.100 BSC	-	-	-	-	-
(inches)	MAX	.190	.055	.120 <sup>†</sup>	.040	.070	.024	.650	.361 <sup>†</sup>	.507	.420	.350	.030		.270	.580	.250	.135	.161

JEDEC Registration TO-220, Variation AB, Issue K, April 2002.


Drawings not to scale.

Supertex Doc. #: DSPD-3TO220N5, Version C041009.

<sup>\*</sup> This dimension is not specified in the JEDEC drawing.

<sup>†</sup> This dimension differs from the JEDEC drawing.

# 3-Lead TO-243AA (SOT-89) Package Outline (N8)



Symbo	ol	Α	b	b1	С	D	D1	E	E1	е	e1	Н	L
Dimensions (mm)	MIN	1.40	0.44	0.36	0.35	4.40	1.62	2.29	2.00 <sup>†</sup>			3.94	0.73 <sup>†</sup>
	NOM	-	-	-	-	-	-	-	-	1.50 BSC	3.00 BSC	-	-
	MAX	1.60	0.56	0.48	0.44	4.60	1.83	2.60	2.29		230	4.25	1.20

JEDEC Registration TO-243, Variation AA, Issue C, July 1986.

Drawings not to scale.

Supertex Doc. #: DSPD-3TO243AAN8, Version F111010.

(The package drawings in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="http://www.supertex.com/packaging.html">http://www.supertex.com/packaging.html</a>.)

**Supertex inc.** does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2013 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.



<sup>†</sup> This dimension differs from the JEDEC drawing

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

## Microchip:

<u>LR645LG-G</u> <u>LR645N3-G</u> <u>LR645N8-G</u> <u>LR645N5-G</u> <u>LR645N3-G P013</u> <u>LR645N3-G P002</u> <u>LR645N3-G P005</u> LR645N3-G P003 LR645N3-G-P013