

ARM Cortex[™]-M0 32-BIT MICROCONTROLLER

NuMicro M051[™] Series Technical Reference Manual

- 1 -

Revision V2.00

TABLE OF CONTENTS

1	GENER	RAL DESCRIPTION	11
2	FEATU	JRES	12
3	BLOCK	K DIAGRAM·····	16
4	SELEC	CTION TABLE	17
5		ONFIGURATION	18
		33 pin	
		2 48 pin	
		escription	
c		TIONAL DESCRIPTION	
6			
		® Cortex™-M0 Core ······	
	•	m Manager ·····	
	6.2.1	Overview	
	6.2.2	System ResetSystem Power Architecture	
	6.2.3	Whole System Memory Map	
	6.2.4 6.2.5	Whole System Memory Mapping Table	2
	6.2.6	System Manager Controller Registers Map	
	6.2.7	System Timer (SysTick)	6
	6.2.8	Nested Vectored Interrupt Controller (NVIC)	
	6.2.9	System Controller Registers Map	
	6.3 Clock	Controller ·····	100
	6.3.1	Overview	100
	6.3.2	Clock Generator Block Diagram ·····	100
	6.3.3	System Clock and SysTick Clock	
	6.3.4	AHB Clock Source Select ······	
	6.3.5	Peripherals Clock Source Select	
	6.3.6	Power Down Mode Clock	
	6.3.7	Frequency Divider Output ·····	
	6.3.8	Clock Controller Registers Map	
	6.3.9	Clock Controller Registers Description	
		ral Purpose I/O ·······Overview·····	
	6.4.1	Port 0-4 Controller Registers Map	
	6.4.2 6.4.3	Port 0-4 Controller Registers Map Port 0-4 Controller Registers Description	132
		erial Interface Controller (Master/Slave)	
	6.5.1	Overview	153
	6.5.2	Features	
	6.5.3	Function Description	
		•	

6.5.4	I ² C Protocol Registers	158
6.5.5	I ² C Controller Registers Map	
6.5.6	I ² C Controller Registers Description	163
6.5.7	Modes of Operation	171
6.5.8	Data Transfer Flow in Five Operating Modes	172
6.6 PWM	1 Generator and Capture Timer	
6.6.1	Overview	_
6.6.2	Features	
6.6.3	Block Diagram ·····	
6.6.4	Function Description	
6.6.5	Controller Registers Map	
6.6.6	Controller Registers Description	
	al Peripheral Interface (SPI) Controller	
6.7.1	Overview	_
6.7.2	Features	
6.7.3	SPI Block Diagram	
6.7.4	SPI Function Descriptions	
6.7.5	SPI Timing Diagram	
6.7.6 6.7.7	SPI Controller Registers Map	
6.7.8	SPI Controller Registers MapSPI Controller Registers Description	
	r Controller	
	r Controller	
6.8.1	Features	
6.8.2	Timer Controller Block Diagram·····	
6.8.3	Timer Operation Mode ······	
6.8.4 6.8.5	Timer Controller Registers Map	
	•	
	chdog Timer (WDT)······	
6.9.1	OverviewFeatures	
6.9.2		
6.9.3	WDT Block Diagram ····································	
6.9.4	-	
	RT Interface Controller	
6.10.1		
6.10.2		
6.10.3		
6.10.4		
6.10.5		
6.10.6		
6.10.7		
	llog-to-Digital Converter (ADC) ······	
6.11.1		
6.11.2	Features·····	300

	6.11.3	ADC Block Diagram	301
	6.11.4	ADC Operation Procedure	
	6.11.5	ADC Controller Registers Map	
	6.11.6	ADC Controller Registers Description	310
	6.12 Exte	rnal Bus Interface (EBI)	
	6.12.1	Overview	
	6.12.2	Features	
	6.12.3	EBI Block Diagram	
	6.12.4	Operation Procedure	
	6.12.5	EBI Controller Registers Map	
	6.12.6	EBI Controller Registers Description	
		h Memory Controller (FMC) ······	
	6.13.1	Overview	
	6.13.2	Features	
	6.13.3	FMC Block Diagram FMC Organization	
	6.13.4 6.13.5	Boot Selection	
	6.13.6	Data Flash	
	6.13.7	In System Program (ISP)	
	6.13.8	FMC Controller Registers Map······	
	6.13.9	FMC Controller Registers Description	
7	USER (CONFIGURATION	
		AL APPLICATION CIRCUIT	
8			
9	ELECT	RICAL CHARACTERISTICS	358
	9.1 Absol	ute Maximum Ratings	358
	9.2 DC EI	lectrical Characteristics ······	359
		ectrical Characteristics ······	
	9.3 AC EI	External 4~24 MHz High Speed Crystal ·····	
	9.3.1	External 4~24 MHz High Speed Oscillator	362
	9.3.3	Typical Crystal Application Circuits	362 363363
	9.3.4	Internal 22.1184 MHz High Speed Oscillator	
	9.3.5	Internal 10 kHz Low Speed Oscillator	
	9 4 Analo	g Characteristics·····	365
	9.4.1	Specification of 600 kHz sps 12-bit SARADC	
	9.4.2	Specification of LDO and Power management	
	9.4.3	Specification of Low Voltage Reset	367
	9.4.4	Specification of Brownout Detector	367
	9.4.5	Specification of Power-On Reset (5V)	367
	9.5 SPI D	ynamic characteristics·····	368
4		AGE DIMENSIONS	
11	J FACKA	AGE DIMENSIONS	370

1	1 REVISION HISTORY	.372
	10.2 QFN-33 (5X5 mm2, Thickness 0.8mm, Pitch 0.5 mm)	·371
	10.1 LQFP-48 (7x7x1.4mm ² Footprint 2.0mm) ······	.370

L	IST	OF	FIGU	JRES
---	-----	----	------	------

Figure 3-1 NuMicro™ M051 Series Block Diagram	16
Figure 4-1 NuMicro™ Naming Rule	17
Figure 5-1 NuMicro™ M051 Series QFN33 Pin Diagram	18
Figure 5-2 NuMicro™ M051 Series LQFP-48 Pin Diagram	19
Figure 6-1 Functional Block Diagram	23
Figure 6-2 NuMicro M051 [™] Series Power Architecture Diagram	26
Figure 6-3 Whole Chip Clock generator block diagram	101
Figure 6-4 Clock generator block diagram	102
Figure 6-5 System Clock Block Diagram	103
Figure 6-6 SysTick clock Control Block Diagram	103
Figure 6-7 AHB Clock Source for HCLK	104
Figure 6-8 Peripherals Clock Source Select for PCLK	105
Figure 6-9 Clock Source of Frequency Divider	107
Figure 6-10 Block Diagram of Frequency Divider	107
Figure 6-11 Push-Pull Output	131
Figure 6-12 Open-Drain Output	132
Figure 6-13 Quasi-bidirectional I/O Mode	133
Figure 6-14 I ² C Bus Timing	153
Figure 6-15 I ² C Protocol	154
Figure 6-16 Master Transmits Data to Slave	155
Figure 6-17 Master Reads Data from Slave	155
Figure 6-18 START and STOP condition	156
Figure 6-19 Bit Transfer on the I ² C bus	157
Figure 6-20 Acknowledge on the I ² C bus	157
Figure 6-21 I ² C Data Shifting Direction	159
Figure 6-22: I ² C Time-out Count Block Diagram	161
Figure 6-23 Legend for the following five figures	172
Figure 6-24 Master Transmitter Mode	173
Figure 6-25 Master Receiver Mode	174
Figure 6-26 Slave Transmitter Mode	176
Figure 6-27 Slave Receiver Mode	176

Figure 6-28 GC Mode	177
Figure 6-29 PWM Generator 0 Clock Source Control	180
Figure 6-30 PWM Generator 0 Architecture Diagram	181
Figure 6-31 PWM Generator 2 Clock Source Control	182
Figure 6-32 PWM Generator 2 Architecture Diagram	182
Figure 6-33 PWM Generator 4 Clock Source Control	183
Figure 6-34 PWM Generator 4 Architecture Diagram	183
Figure 6-35 PWM Generator 6 Clock Source Control	184
Figure 6-36 PWM Generator 6 Architecture Diagram	184
Figure 6-37 Legend of Internal Comparator Output of PWM-Timer	185
Figure 6-38 PWM-Timer Operation Timing	186
Figure 6-39 PWM Double Buffering Illustration	186
Figure 6-40 PWM Controller Output Duty Ratio	187
Figure 6-41 Paired-PWM Output with Dead Zone Generation Operation	187
Figure 6-42 Capture Operation Timing	188
Figure 6-43 PWM Group A PWM-Timer Interrupt Architecture Diagram	189
Figure 6-44 PWM Group B PWM-Timer Interrupt Architecture Diagram	189
Figure 6-45 SPI Block Diagram	221
Figure 6-46 SPI Master Mode Application Block Diagram	222
Figure 6-47 SPI Slave Mode Application Block Diagram	222
Figure 6-48 Two Transactions in One Transfer (Burst Mode)	225
Figure 6-49 Byte Reorder	226
Figure 6-50 Timing Waveform for Byte Suspend	227
Figure 6-51 Variable Serial Clock Frequency	228
Figure 6-52 SPI Timing in Master Mode	229
Figure 6-53 SPI Timing in Master Mode (Alternate Phase of SPICLK)	230
Figure 6-54 SPI Timing in Slave Mode	230
Figure 6-55 SPI Timing in Slave Mode (Alternate Phase of SPICLK)	231
Figure 6-56 Timer Controller Block Diagram	246
Figure 6-57 Clock Source of Timer Controller	246
Figure 6-58 Continuous Counting Mode	248
Figure 6-59 Timing of Interrupt and Reset Signal	257

Figure 6-60 Watchdog Timer Clock Control	258
Figure 6-61 Watchdog Timer Block Diagram	258
Figure 6-62 UART Clock Control Diagram	266
Figure 6-63 UART Block Diagram	267
Figure 6-64 Auto Flow Control Block Diagram	269
Figure 6-65 IrDA Block Diagram	270
Figure 6-66 IrDA TX/RX Timing Diagram	271
Figure 6-67 Structure of RS-485 Frame	274
Figure 6-68 ADC Controller Block Diagram	301
Figure 6-69 ADC Converter Self-Calibration Timing Diagram	302
Figure 6-70 ADC Clock Control	303
Figure 6-71 Single Mode Conversion Timing Diagram	304
Figure 6-72 Single-Cycle Scan on Enabled Channels Timing Diagram	305
Figure 6-73 Continuous Scan on Enabled Channels Timing Diagram	306
Figure 6-74 A/D Conversion Result Monitor Logics Diagram	307
Figure 6-75 A/D Controller Interrupt	308
Figure 6-76 ADC single-end input conversion voltage and conversion result mapping diag	ram . 311
Figure 6-77 ADC differential input conversion voltage and conversion result mapping diag	ram . 312
Figure 6-78 EBI Block Diagram	324
Figure 6-79 Connection of 16-bit EBI Data Width with 16-bit Device	325
Figure 6-80 Connection of 8-bit EBI Data Width with 8-bit Device	326
Figure 6-81 Timing Control Waveform for 16bit Data Width	328
Figure 6-82 Timing Control Waveform for 8bit Data Width	329
Figure 6-83 Timing Control Waveform for Insert Idle Cycle	330
Figure 6-84 Flash Memory Control Block Diagram	335
Figure 6-85 Flash Memory Organization	337
Figure 6-86 Boot Select (BS) for power-on action	338
Figure 6-87 Flash Memory Structure	339
Figure 6-88 ISP Clock Source Control	340
Figure 6-89 ISPGo Timing Diagram	341
Figure 6-90 ISP Software Programming Flow	342
Figure 9-1 Typical Crystal Application Circuit	363

Figure 9-2 SPI Master timing	369
Figure 9-3 SPI Slave timing	369

nuvoTon

LIST OF TABLES

Table 4-1 NuMicro™ M051 Series Product Selection Guide	17
Table 5-1 NuMicro™ M051 Series Pin Description	22
Table 6-1 Address Space Assignments for On-Chip Modules	28
Table 6-2 Exception Model	67
Table 6-3 System Interrupt Map	67
Table 6-4 Vector Table Format	68
Table 6-5 Power Down Mode Control Table	112
Table 6-6 Watchdog Timeout Interval Selection	256
Table 6-7 UART Baud Rate Equation	262
Table 6-8 UART Baud Rate Setting Table	263
Table 6-9 UART Interrupt Sources and Flags Table In Software Mode	292
Table 6-10 Baud rate equation table	295
Table 6-11 Memory Address Map	336
Table 6-12 ISP Mode	343

- 10 -



1 GENERAL DESCRIPTION

The NuMicro M051[™] series is a 32-bit microcontroller with embedded ARM[®] Cortex[™]-M0 core for industrial control and applications which need rich communication interfaces. The Cortex[™]-M0 is the newest ARM embedded processor with 32-bit performance and at a cost equivalent to traditional 8-bit microcontroller. The NuMicro M051[™] series includes M052, M054, M058 and M0516 families.

The NuMicro M051[™] series can run up to 50 MHz. Thus it can afford to support a variety of industrial control and applications which need high CPU performance. The NuMicro M051[™] series has 8K/16K/32K/64K-byte embedded flash, 4K-byte data flash, 4K-byte flash for the ISP, and 4K-byte embedded SRAM.

Many system level peripheral functions, such as I/O Port, EBI (External Bus Interface), Timer, UART, SPI, I^2C , PWM, ADC, Watchdog Timer and Brownout Detector, have been incorporated into the NuMicro M051TM series in order to reduce component count, board space and system cost. These useful functions make the NuMicro M051TM series powerful for a wide range of applications.

Additionally, the NuMicro M051[™] series is equipped with ISP (In-System Programming) and ICP (In-Circuit Programming) functions, which allow the user to update the program memory without removing the chip from the actual end product.

Publication Release Date: May. 04, 2011 Revision V2.00

- 11 -

nuvoTon

2 FEATURES

- Core
 - ARM[®] Cortex[™]-M0 core runs up to 50 MHz.
 - One 24-bit system timer.
 - Supports low power sleep mode.
 - A single-cycle 32-bit hardware multiplier.
 - NVIC for the 32 interrupt inputs, each with 4-levels of priority.
 - Supports Serial Wire Debug (SWD) interface and 2 watchpoints/4 breakpoints.
- Built-in LDO for Wide Operating Voltage Range: 2.5V to 5.5V
- Memory
 - 8KB/16KB/32KB/64KB Flash memory for program memory (APROM)
 - 4KB Flash memory for data memory (DataFlash)
 - 4KB Flash memory for loader (LDROM)
 - 4KB SRAM for internal scratch-pad RAM (SRAM)
- Clock Control
 - Programmable system clock source
 - External 4~24 MHz high speed crystal input
 - Internal 22.1184 MHz high speed oscillator (trimmed to 1% accuracy)
 - Internal 10 kHz low speed oscillator for Watchdog Timer
 - PLL allows CPU operation up to the maximum 50MHz
- I/O Port
 - Up to 40 general-purpose I/O (GPIO) pins for LQFP-48 package

- 12 -

- Four I/O modes:
 - Quasi bi-direction

Publication Release Date: May. 04, 2011 Revision V2.00

nuvoTon

- Push-Pull output
- ◆ Open-Drain output
- ◆ Input only with high impendence
- TTL/Schmitt trigger input selectable
- I/O pin can be configured as interrupt source with edge/level setting
- Supports high driver and high sink IO mode

Timer

- Provides four channel 32-bit timers, one 8-bit pre-scale counter with 24-bit up-timer for each timer.
- Independent clock source for each timer.
- 24-bit timer value is readable through TDR (Timer Data Register)
- Provides one-shot, periodic and toggle operation modes.
- Watchdog Timer
 - Multiple clock sources
 - Supports wake-up from power down or idle mode
 - Interrupt or reset selectable on watchdog time-out

PWM

- Built-in up to four 16-bit PWM generators; providing eight PWM outputs or four complementary paired PWM outputs
- Individual clock source, clock divider, 8-bit pre-scalar and dead-zone generator for each PWM generator
- PWM interrupt synchronized to PWM period
- 16-bit digital Capture timers (shared with PWM timers) with rising/falling capture inputs
- Supports capture interrupt
- UART

nuvoton

- Up to two sets of UART device
- Programmable baud-rate generator
- Buffered receiver and transmitter, each with 15 bytes FIFO
- Optional flow control function (CTS and RTS)
- Supports IrDA(SIR) function
- Supports RS485 function
- SPI
 - Up to two sets of SPI device.
 - Supports master/slave mode
 - Master mode clock rate up to 20 MHz, and slave mode clock rate up to 10 MHz
 - Full duplex synchronous serial data transfer
 - Variable length of transfer data from 1 to 32 bits
 - MSB or LSB first data transfer
 - Rx latching data can be either at rising edge or at falling edge of serial clock
 - Tx sending data can be either at rising edge or at falling edge of serial clock
 - Supports Byte suspend mode in 32-bit transmission
- I²C
 - Supports master/slave mode
 - Bidirectional data transfer between masters and slaves
 - Multi-master bus (no central master).
 - Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
 - Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.

nuvoton

- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
- Programmable clocks allow versatile rate control.
- Supports multiple address recognition (four slave address with mask option)
- ADC
 - 12-bit SAR ADC with 600k SPS
 - Up to 8-ch single-ended input or 4-ch differential input
 - Supports single mode/burst mode/single-cycle scan mode/continuous scan mode
 - Each channel with an individual result register
 - Supports conversion value monitoring (or comparison) for threshold voltage detection
 - Conversion can be started either by software trigger or external pin trigger
- EBI (External Bus Interface) for external memory-mapped device access
 - Accessible space: 64KB in 8-bit mode or 128KB in 16-bit mode
 - Supports 8-bit/16-bit data width
- In-System Programming (ISP) and In-Circuit Programming (ICP)
- Brownout Detector
 - With 4 levels: 4.5V/3.8V/2.7V/2.2V
 - Supports brownout interrupt and reset option
- LVR (Low Voltage Reset)
 - Threshold voltage levels: 2.0V
- Operating Temperature: -40°C ~85°C
- Packages:
 - Green package (RoHS)
 - 48-pin LQFP, 33-pin QFN

Publication Release Date: May. 04, 2011 Revision V2.00

- 15 -

nuvoTon

3 BLOCK DIAGRAM




Figure 3-1 NuMicro™ M051 Series Block Diagram



4 SELECTION TABLE

NuMicro M051™ Series Selection Guide

Part No.	APRO M	RAM	Data Flash	LDROM	I/O	Timer	Cor UART	nectiv	rity I ² C	PWM	ADC	ЕВІ	ISP ICP	Packag e
			•				UAIXI	311	10				101	
M052LAN	8KB	4KB	4KB	4KB	40	4x32-bit	2	2	1	8	8x12-bit	٧	٧	LQFP48
M052ZAN	8KB	4KB	4KB	4KB	24	4x32-bit	2	1	1	5	5x12-bit		V	QFN 33
M054LAN	16KB	4KB	4KB	4KB	40	4x32-bit	2	2	1	8	8x12-bit	v	v	LQFP48
M054ZAN	16KB	4KB	4KB	4KB	24	4x32-bit	2	1	1	5	5x12-bit		V	QFN 33
M058LAN	32KB	4KB	4KB	4KB	40	4x32-bit	2	2	1	8	8x12-bit	v	v	LQFP48
M058ZAN	32KB	4KB	4KB	4KB	24	4x32-bit	2	1	1	5	5x12-bit		٧	QFN 33
M0516LAN	64KB	4KB	4KB	4KB	40	4x32-bit	2	2	1	8	8x12-bit	٧	٧	LQFP48
M0516ZAN	64KB	4KB	4KB	4KB	24	4x32-bit	2	1	1	5	5x12-bit		٧	QFN 33

Table 4-1 NuMicro™ M051 Series Product Selection Guide




Figure 4-1 NuMicro™ Naming Rule

- 17 -

Publication Release Date: May. 04, 2011 Revision V2.00

nuvoton

5 PIN CONFIGURATION

5.1 QFN 33 pin




Figure 5-1 NuMicro™ M051 Series QFN33 Pin Diagram

nuvoton

5.2 LQFP 48 pin




Figure 5-2 NuMicro™ M051 Series LQFP-48 Pin Diagram



5.3 Pin Description

Pin n	umber	Symbol	Alternate	Function	Type ^[1]	Description	
QFN33	LQFP48	,	1	2	,,	Beschption	
11	16	XTAL1			I (ST)	CRYSTAL1: This is the input pin to the internal inverting amplifier. The system clock is from external crystal or resonator when FOSC[1:0] (CONFIG3[1:0]) are both logic 1 by default.	
10	15	XTAL2			0	CRYSTAL2: This is the output pin from the internal inverting amplifier. It emits the inverted signal of XTAL1.	
27	41	VDD			Р	POWER SUPPLY: Supply voltage Digital V _{DD} for operation.	
12	. 17	VSS			Р	GROUND: Digital Ground potential.	
33							
28	42	AVDD			Р	POWER SUPPLY: Supply voltage Analog AV _{DD} for operation.	
4	6	AVSS			Р	GROUND: Analog Ground potential.	
13	18	LDO_C AP			Р	LDO: LDO output pin Note: It needs to be connected with a 10uF capacitor.	
2	4	/RST			I (ST)	RESET: /RST pin is a Schmitt trigger input pin for hardware device reset. A "Low" on this pin for 768 clock counter of Internal 22.1184 MHz high speed oscillator while the system clock is running will reset the device. /RST pin has an internal pull-up resistor allowing power-on reset by simply connecting an external capacitor to GND.	
26	40	P0.0	CTS1	AD0	D, I/O	PORT0: Port 0 is an 8-bit four mode output pin and two mode input. Its multifunction pins are for CTS1, RTS1,	
25	39	P0.1	RTS1	AD1	D, I/O	CTS0, RTS0, SPISS1, MOSI_1, MISO_1, and SPICLK1.	
NC	38	P0.2	CTS0	AD2	D, I/O	P0 has an alternative function as AD[7:0] while external memory interface (EBI) is enabled.	
NC	37	P0.3	RTS0	AD3	D, I/O	These pins which are SPISS1, MOSI_1, MISO_1, and SPICLK1 for the SPI function used.	
24	35	P0.4	SPISS1	AD4	D, I/O	CTS0/1: Clear to Send input pin for UART0/1	



Pin n	umber	Symbol	Alternate	Function	Type ^[1]	Description
QFN33	LQFP48] -	1	2		Description
23	34	P0.5	MOSI_1	AD5	D, I/O	RTS0/1: Request to Send output pin for UART0/1
22	33	P0.6	MISO_1	AD6	D, I/O	
21	32	P0.7	SPICLK1	AD7	D, I/O	
29	43	P1.0	T2	AIN0	I/O	
NC	44	P1.1	Т3	AIN1	I/O	PORT1: Port 1 is an 8-bit four mode output pin and two mode input. Its multifunction pins are for T2, T3, RXD1,
30	45	P1.2	RXD1	AIN2	I/O	TXD1, SPISS0, MOSI_0, MISO_0, and SPICLK0.
31	46	P1.3	TXD1	AIN3	I/O	T2: Timer2 external input
						T3: Timer3 external input These pins which are SPISS0, MOSI_0, MISO_0, and
32	47	P1.4	SPISS0	AIN4	I/O	SPICLK0 for the SPI function used.
1	1	P1.5	MOSI_0	AIN5	I/O	These pins which are AIN0~AIN7for the 12 bits ADC function used.
NC	2	P1.6	MISO_0	AIN6	I/O	The RXD1/TXD1 pins are for UART1 function used.
NC	3	P1.7	SPICLK0	AIN7	I/O	
NC	19	P2.0	PWM0	AD8	D, I/O	
NC	20	P2.1	PWM1	AD9	D, I/O	
14	21	P2.2	PWM2	AD10	D, I/O	PORT2: Port 2 is an 8-bit four mode output pin and two
15	22	P2.3	PWM3	AD11	D, I/O	mode input. It has an alternative function P2 has an alternative function as AD[15:8] while external
16	23	P2.4	PWM4	AD12	D, I/O	memory interface (EBI) is enabled. These pins which are PWM0~PWM7 for the PWM function.
17	25	P2.5	PWM5	AD13	D, I/O	
18	26	P2.6	PWM6	AD14	D, I/O	
NC	27	P2.7	PWM7	AD15	D, I/O	
3	5	P3.0	RXD		I/O	PORT3: Port 3 is an 8-bit four mode output pin and two
5	7	P3.1	TXD		I/O	mode input. Its multifunction pins are for RXD, TXD, INT0,

-21-



Pin n	umber	Symbol	Alternate	Alternate Function		Description
QFN33	LQFP48	,	1	2	Type ^[1]	Description
6	8	P3.2	INT0	STADC	I/O	INT1, T0, T1, WR, and RD. T0: Timer0 external input
NC	9	P3.3	INT1	MCLK	I/O	T1: Timer1 external input The RXD/TXD pins are for UART0 function used.
7	10	P3.4	ТО	SDA	I/O	The SDA/SCL pins are for I ² C function used.
8	11	P3.5	T1	SCL	I/O	MCLK: EBI clock output pin. CKO: HCLK clock output
9	13	P3.6	WR	СКО	I/O	The STADC pin is for ADC external trigger input.
NC	14	P3.7	RD		I/O	
NC	24	P4.0	PWM0		I/O	
NC	36	P4.1	PWM1		I/O	PORT4: Port 4 is an 8-bit four mode output pin and two
NC	48	P4.2	PWM2		I/O	mode input. Its multifunction pins are for /CS, ALE, ICE_CLK and ICE_DAT.
NC	12	P4.3	PWM3		I/O	/CS for EBI (External Bus Interface) used. ALE (Address Latch Enable) is used to enable the address
NC	28	P4.4	/CS		I/O	latch that separates the address from the data on Port 0 and Port 2.
NC	29	P4.5	ALE		I/O	The ICE_CLK/ICE_DAT pins are for JTAG-ICE function used.
19	30	P4.6	ICE_CLK		I/O	PWM0-3 can be used from P4.0-P4.3 when EBI is active.
20	31	P4.7	ICE_DAT		I/O	

Table 5-1 NuMicro™ M051 Series Pin Description

[1] I/O type description. I: input, O: output, I/O: quasi bi-direction, D: open-drain, P: power pins, ST: Schmitt trigger.



6 FUNCTIONAL DESCRIPTION

6.1 ARM® Cortex™-M0 Core

The Cortex[™]-M0 processor is a configurable, multistage, 32-bit RISC processor. It has an AMBA AHB-Lite interface and includes an NVIC component. It also has optional hardware debug functionality. The processor can execute Thumb code and is compatible with other Cortex-M profile processor. The profile supports two modes -Thread and Handler modes. Handler mode is entered as a result of an exception. An exception return can only be issued in Handler mode. Thread mode is entered on Reset, and can be entered as a result of an exception return.




Figure 6-1 Functional Block Diagram

The implemented device provides:

A low gate count processor the features:

- The ARMv6-M Thumb[®] instruction set.
- Thumb-2 technology.
- ARMv6-M compliant 24-bit SysTick timer.
- A 32-bit hardware multiplier.
- The system interface supports little-endian data accesses.
- The ability to have deterministic, fixed-latency, interrupt handling.

Publication Release Date: May. 04, 2011 Revision V2.00

nuvoton

- Load/store-multiples and multicycle-multiplies that can be abandoned and restarted to facilitate rapid interrupt handling.
- C Application Binary Interface compliant exception model.

 This is the ARMv6-M, C Application Binary Interface(C-ABI) compliant exception model that enables the use of pure C functions as interrupt handlers.
- Low power sleep mode entry using Wait For Interrupt (WFI), Wait For Event(WFE) instructions, or the return from interrupt sleep-on-exit feature.

NVIC features:

- 32 external interrupt inputs, each with four levels of priority.
- Dedicated non-Maskable Interrupt (NMI) input.
- Support for both level-sensitive and pulse-sensitive interrupt lines
- Wake-up Interrupt Controller (WIC), supports ultra-low power sleep mode.

Debug support:

- Four hardware breakpoints.
- Two watchpoints.
- Program Counter Sampling Register (PCSR) for non-intrusive code profiling.
- Single step and vector catch capabilities.

Bus interfaces:

- Single 32-bit AMBA-3 AHB-Lite system interface that provides simple integration to all system peripherals and memory.
- Single 32-bit slave port that supports the DAP (Debug Access Port).

Publication Release Date: May. 04, 2011 Revision V2.00

- 24 -

nuvoton

6.2 System Manager

6.2.1 Overview

The following functions are included in system manager section

- System Resets
- System Memory Map
- System management registers for Part Number ID, chip reset and on-chip module reset, multi-functional pin control
- System Timer (SysTick)
- Nested Vectored Interrupt Controller (NVIC)
- System Control registers

6.2.2 System Reset

The system reset includes one of the list below event occurs. For these reset event flags can be read by RSTRC register.

- The Power-On Reset (POR)
- The low level on the /RESET pin
- Watchdog Time Out Reset (WDT)
- Low Voltage Reset (LVR)
- Brown-Out-Detected Reset (BOD)
- CPU Reset
- System Reset

6.2.3 System Power Architecture

In this device, the power architecture is divided into three segments.

- Analog power from AVDD and AVSS provides the power for analog module operation.
- Digital power from VDD and VSS supplies the power to the internal regulator which provides a fixed 2.5V power for digital operation and I/O pins.

nuvoton

The outputs of internal voltage regulator, which is LDO, require an external capacitor which should be located close to the corresponding pin. The Figure 6-2 shows the power architecture of this device.




Figure 6-2 NuMicro M051[™] Series Power Architecture Diagram



6.2.4 Whole System Memory Map

NuMicro M051[™] series provides a 4G-byte address space. The memory locations assigned to each on-chip modules are shown in Table 6-1. The detailed register memory addressing and programming will be described in the following sections for individual on-chip peripherals. NuMicro M051 $^{™}$ series only supports little-endian data format.


Address Space	Token	Modules
Flash and SRAM Memory Space		
0x0000_0000 - 0x0000_FFFF	FLASH_BA	FLASH Memory Space (64KB)
0x2000_0000 – 0x2000_0FFF	SRAM_BA	SRAM Memory Space (4KB)
AHB Modules Space (0x5000_0000 -	- 0x501F_FFFF)	
0x5000_0000 - 0x5000_01FF	GCR_BA	System Global Control Registers
0x5000_0200 - 0x5000_02FF	CLK_BA	Clock Control Registers
0x5000_0300 - 0x5000_03FF	INT_BA	Interrupt Multiplexer Control Registers
0x5000_4000 - 0x5000_7FFF	GPIO_BA	GPIO (P0~P4) Control Registers
0x5000_C000 - 0x5000_FFFF	FMC_BA	Flash Memory Control Registers
0x5001_0000 - 0x5001_3FFF	EBI_CTL_BA	EBI Control Registers (128KB)
EBI Space (0x6000_0000 ~ 0x6001_F	FFF)	
0x6000_0000 - 0x6001_FFFF	EBI_BA	EBI Space
APB Modules Space (0x4000_0000 -	· 0x400F_FFFF)	
0x4000_4000 – 0x4000_7FFF	WDT_BA	Watch-Dog Timer Control Registers
0x4001_0000 - 0x4001_3FFF	TMR01_BA	Timer0/Timer1 Control Registers
0x4002_0000 – 0x4002_3FFF	I2C_BA	I ² C Interface Control Registers
0x4003_0000 - 0x4003_3FFF	SPI0_BA	SPI0 with master/slave function Control Registers
0x4003_4000 - 0x4003_7FFF	SPI1_BA	SPI1 with master/slave function Control Registers
0x4004_0000 - 0x4004_3FFF	PWMA_BA	PWM0/1/2/3 Control Registers

0x4005_0000 - 0x4005_3FFF	UART0_BA	UART0 Control Registers
0x400E_0000 - 0x400E_FFFF	ADC_BA	Analog-Digital-Converter (ADC) Control Registers
0x4011_0000 – 0x4011_3FFF	TMR23_BA	Timer2/Timer3 Control Registers
0x4014_0000 - 0x4014_3FFF	PWMB_BA	PWM4/5/6/7 Control Registers
0x4015_0000 - 0x4015_3FFF	UART1_BA	UART1 Control Registers
System Control Space (0xE000_E00	0 ~ 0xE000_EFFF)	
0xE000_E010 - 0xE000_E0FF	SCS_BA	System Timer Control Registers
0xE000_E100 - 0xE000_ECFF	SCS_BA	External Interrupt Controller Control Registers
0xE000_ED00 - 0xE000_ED8F	SCS_BA	System Control Registers

Table 6-1 Address Space Assignments for On-Chip Modules

nuvoton

6.2.5 Whole System Memory Mapping Table





6.2.6 System Manager Controller Registers Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value			
GCR_BA = 0x	GCR_BA = 0x5000_0000						
PDID	GCR_BA+0x00	R	Part Device Identification number Register	0x0000_5200			
RSTSRC	GCR_BA+0x04	R/W	System Reset Source Register	0x0000_00XX			
IPRSTC1	GCR_BA+0x08	R/W	Peripheral Reset Control Register1	0x0000_0000			
IPRSTC2	GCR_BA+0x0C	R/W	Peripheral Reset Control Register2	0x0000_0000			
BODCR	GCR_BA+0x18	R/W	Brown Out Detector Control Register	0x0000_008X			
PORCR	GCR_BA+0x24	R/W	Power-On-Reset Controller Register	0x0000_00XX			
P0_MFP	GCR_BA+0x30	R/W	P0 multiple function and input type control register	0x0000_0000			
P1_MFP	GCR_BA+0x34	R/W	P1 multiple function and input type control register	0x0000_0000			
P2_MFP	GCR_BA+0x38	R/W	P2 multiple function and input type control register	0x0000_0000			
P3_MFP	GCR_BA+0x3C	R/W	P3 multiple function and input type control register	0x0000_0000			
P4_MFP	GCR_BA+0x40	R/W	P4 input type control register	0x0000_00C0			
REGWRPRO T	GCR_BA+0x100	R/W	Register Write Protect register	0x0000_0000			



Part Device ID Code Register (PDID)

Register	Offset	R/W	Description	Reset Value
PDID	GCR_BA+0x00	R	Part Device Identification number Register	0x0000_5200 ^[1]

[1] Every part number has a unique default reset value.

31	30	29	28	27	26	25	24		
	Part Number [31:24]								
23	22	21	20	19	18	17	16		
	Part Number [23:16]								
15	14	13	12	11	10	9	8		
			Part Num	ber [15:8]					
7	6	5	4	3	2	1	0		
	Part Number [7:0]								

Bits	Descriptions					
		Part Device Identification Number				
[31:0]	PDID	This register reflects device part number code. S/W can read this register to identify which device is used.				
		For example, M052LAN PDID code is 0x0000_5200.				

NuMicro M051 [™] series	Part Device Identification Number
M052LAN	0x00005200
M054LAN	0x00005400
M058LAN	0x00005800
M0516LAN	0x00005A00
M052ZAN	0x00005203
M054ZAN	0x00005403
M058ZAN	0x00005803

- 31 -



M0516ZAN	0x00005A03

Publication Release Date: May. 04, 2011 Revision V2.00

- 32 -



System Reset Source Register (RSTSRC)

This register provides specific information for software to identify this chip's reset source from last operation.

Register	Offset	R/W	Description	Reset Value
RSTSRC	GCR_BA+0x04	R/W	System Reset Source Register	0x0000_00XX

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
RSTS_CPU	Reserved	RSTS_MCU	RSTS_BOD	RSTS_LVR	RSTS_WDT	RSTS_RESE T	RSTS_POR

Bits	Descriptions				
[31:8]	Reserved	d Reserved			
[7]	RSTS_CPU	The RSTS_CPU flag is set by hardware if software writes CPU_RST (IPRSTC1[1]) with a "1" to rest Cortex-M0 CPU kernel and Flash memory controller(FMC). 1= The Cortex-M0 CPU kernel and FMC are reset by software set CPU_RST to 1. 0= No reset from CPU This bit is cleared by writing 1 to itself.			
[6]	Reserved	Reserved			
[5]	RSTS_MCU	The RSTS_MCU flag is set by the "reset signal" from the MCU Cortex_M0 kernel indicate the previous reset source. 1= The MCU Cortex_M0 had issued the reset signal to reset the system by softwriting 1 to bit SYSRESTREQ(AIRCR[2], Application Interrupt and Reset Co Register) in system control registers of Cortex_M0 kernel.			

		0= No reset from MCU				
		This bit is cleared by writing 1 to itself.				
		This bit is diedied by Withing 1 to itself.				
		The RSTS_BOD flag is set by the "reset signal" from the Brown-Out-Detector module to indicate the previous reset source.				
[4]	RSTS BOD	1= The Brown-Out-Detector module had issued the reset signal to reset the system.				
1.7	NO.0_202	0= No reset from BOD				
		This bit is cleared by writing 1 to itself.				
		The RSTS_LVR flag is set by the "reset signal" from the Low-Voltage-Reset module to indicate the previous reset source.				
[3]	RSTS_LVR	1= The LVR module had issued the reset signal to reset the system.				
		0= No reset from LVR				
		This bit is cleared by writing 1 to itself.				
		, ,				
	RSTS_WDT	The RSTS_WDT flag is set by the "reset signal" from the Watchdog timer to indicate the previous reset source.				
[2]		1= The Watchdog timer had issued the reset signal to reset the system.				
		0= No reset from Watchdog timer				
		This bit is cleared by writing 1 to itself.				
		, ,				
	RSTS_RESE T	The RSTS_RESET flag is set by the "reset signal" from the /RESET pin to indicate the previous reset source.				
[1]		1= The Pin /RESET had issued the reset signal to reset the system.				
		0= No reset from Pin /RESET				
		This bit is cleared by writing 1 to itself.				
		,				
[0]	RSTS_POR	The RSTS_POR flag is set by the "reset signal", which is from the Power-On Reset(POR) module or bit CHIP_RST (IPRSTC1[0]) is set, to indicate the previous reset source.				
		1= The Power-On-Reset(POR) or CHIP_RST=1 had issued the reset signal to reset the system.				
		0= No reset from POR				
		This bit is cleared by writing 1 to itself.				
		, ,				

nuvoton

Peripheral Reset Control Register1 (IPRSTC1)

Register	Offset	R/W	Description	Reset Value
IPRSTC1	GCR_BA+0x08	R/W	Peripheral Reset Control Register 1	0x0000_000 0

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
	Reserved						
7	6	5	4	3	2	1	0
Reserved				EBI_RST	Reserved	CPU_RST	CHIP_RST

Bits	Descriptions				
[31:4]	Reserved	Reserved			
[3]	EBI_RST	EBI Controller Reset Set these bit "1" will generate a reset signal to the EBI. User need to set this bit to "0" to release from the reset state This bit is the protected bit. It means programming this needs to write "59h", "16h", "88l to address 0x5000_0100 to disable register protection. Reference the register REGWRPROT at address GCR_BA+0x100. 0= Normal operation 1= EBI IP reset			
[2]	Reserved	Reserved			
[1]	CPU_RST	CPU kernel one shot reset. Set this bit will reset the Cortex-M0 CPU kernel and Flash memory controller (FMC) bit will automatically return to "0" after the 2 clock cycles This bit is the protected bit. It means programming this needs to write "59h", "16h", to address 0x5000_0100 to disable register protection. Reference the re REGWRPROT at address GCR_BA+0x100.			

- 35 -



	0= Normal			
	1= Reset CPU			
CHIP_RST	CHIP one shot reset.			
	Set this bit will reset the CHIP, including CPU kernel and all peripherals, and this bit will automatically return to "0" after the 2 clock cycles.			
	The CHIP_RST is same as the POR reset , all the chip module is reset and the chip setting from flash are also reload $$			
	This bit is the protected bit. It means programming this needs to write "59h", "16h", "88h" to address 0x5000_0100 to disable register protection. Reference the register REGWRPROT at address GCR_BA+0x100.			
	0= Normal			
	1= Reset CHIP			
	CHIP_RST			

- 36 -



Peripheral Reset Control Register2 (IPRSTC2)

Set these bit "1" will generate asynchronous reset signal to the correspond IP. User need to set bit to "0" to release IP from the reset state

Register	Offset	R/W	Description	Reset Value
IPRSTC2	GCR_BA+0x0C	R/W	Peripheral Reset Control Register 2	0x0000_0000

31	30	29	28	27	26	25	24
	Reserved			Reserved			
23	22	21	20	19	18	17	16
Rese	erved	PWM47_RS T	PWM03_RS T	Reserved		UART1_RST	UART0_RST
15	14	13	12	11	10	9	8
Rese	erved	SPI1_RST	SPI0_RST	SPI0_RST Reserved			I2C_RST
7	6	5	4	3	2	1	0
Rese	rved	TMR3_RST	TMR2_RST	TMR1_RST	TMR0_RST	GPIO_RST	Reserved

Bits	Descriptions	Descriptions				
[31:29]	Reserved	ved Reserved				
[28]	ADC Controller Reset O= ADC controller normal operation 1= ADC controller reset					
[27:22]	Reserved	Reserved				
[21]	PWM47_RST	PWM4~7 controller Reset 0= PWM4~7 controller normal operation 1= PWM4~7 controller reset				
[20] PWM03_RST 0		PWM0~3 controller Reset 0= PWM0~3 controller normal operation 1= PWM0~3 controller reset				

- 37 -

nuvoTon

	ı				
[19:18]	Reserved	Reserved			
[17]	UART1_RST	UART1 controller Reset 0= UART1 controller normal operation 1= UART1 controller reset			
[16]	UART0_RST	JART0 controller Reset D= UART0 controller normal operation I= UART0 controller reset			
[15:14]	Reserved	Reserved			
[13]	SPI1_RST	SPI1 controller Reset 0= SPI1 controller normal operation 1= SPI1 controller reset			
[12]	SPIO_RST	SPI0 controller Reset 0= SPI0 controller normal operation 1= SPI0 controller reset			
[11:9]	Reserved	Reserved			
[8]	I2C_RST	I ² C controller Reset 0= I ² C controller normal operation 1= I ² C controller reset			
[7:6]	Reserved	Reserved			
[5]	TMR3_RST	Timer3 controller Reset 0= Timer3 controller normal operation 1= Timer3 controller reset			
[4]	TMR2_RST	Timer2 controller Reset 0= Timer2 controller normal operation 1= Timer2 controller reset			
[3]	TMR1_RST	Timer1 controller Reset 0= Timer1 controller normal operation 1= Timer1 controller reset			
[2]	TMR0_RST	Timer0 controller Reset 0= Timer0 controller normal operation 1= Timer0 controller reset			

- 38 -



[1	0]	Reserved	Reserved
			1= GPIO controller reset
[1]	GPIO_RST	0= GPIO controller normal operation
			GPIO (P0~P4) controller Reset



Brown-Out Detector Control Register (BODCR)

Partial of the BODCR control registers values are initiated by the flash configuration and write-protected. Programming these protected bits needs to write "59h", "16h", "88h" to address 0x5000_0100 to disable register protection. Reference the register REGWRPROT at address GCR_BA+0x100.

Register	Offset	R/W	Description	Reset Value
BODCR	GCR_BA+0x18	R/W	Brown Out Detector Control Register	0x0000_008X

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
	Reserved						
7	6	5	4	3	2	1	0
LVR_EN	BOD_OUT	BOD_LPM	BOD_INTF	BOD_RSTE N	ВОГ)_VL	BOD_EN

Bits	Descriptions	Descriptions					
[31:8]	Reserved	Reserved					
[7]	LVR_EN	Low Voltage Reset Enable (write-protected bit) The LVR function reset the chip when the input power voltage is lower than LVR circuit setting. LVR function is enabled in default. The typical value of LVR is about 2.0V. 1= Enabled Low Voltage Reset function – After enable the bit, the LVR function will active with 100uS delay for LVR output stable.(default). 0= Disabled Low Voltage Reset function					
[6]	BOD_OUT	The status for Brown Out Detector output state 1= Brown Out Detector status output is 1, the detected voltage is lower than BOD_VL setting. If the BOD_EN is "0" (disabled), this bit always response "0" 0= Brown Out Detector status output is 0, the detected voltage is higher than BOD_VL setting					

- 40 -



	ı			1				
		Brown Out Detector Low p 1= Enable the BOD low pow	ower Mode (write-protected bi	t)				
[5]	BOD_LPM	0= BOD operate in normal mode (default)						
			The BOD consumes about 100uA in normal mode, the low power mode can reduce the current to about 1/10 but slow the BOD response.					
		Brown Out Detector Interru	upt Flag					
[4]	BOD_INTF	setting or the V _{DD} is raised ι	or detects the V_{DD} is dropped thing through the voltage of BOD_Vs requested if brown out interrup	/L setting, this bit is set to "1"				
		0= Brown Out Detector do through the voltage of BOD_	es not detect any voltage draft VL setting.	at V_{DD} down through or up				
		Brown Out Reset Enable (in	itiated and write-protected bit)					
	BOD_RSTEN	1= Enable the Brown Out "RESET" function, when the Brown Out Detector function is enable and the detected voltage is lower than the threshold then assert a signal to reset the chip						
		The default value is set by flash controller user configuration register config0 bit[20]						
[3]		0= Enable the Brown Out "INTERRUPT" function, when the Brown Out Detector function is enable and the detected voltage is lower than the threshold then assert a signal to interrupt the MCU Cortex-M0						
		BOD_EN set to "0". The inte	ed and the interrupt is assert, the rrupt for CPU can be blocked by interrupt source by disable the E BOD function is required	disable the NVIC in CPU for				
		Brown Out Detector Threshold Voltage Selection (initiated and write-protected bit)						
		The default value is set by flash controller user configuration register config0 bit[22:2						
		BOV_VL[1]	BOV_VL[0]	Brown out voltage				
[2:1]	BOD_VL	1	1	4.5V				
		1	0	3.8V				
		0	1	2.7V				
		0	0	2.2V				
		Brown Out Detector Enable	(initiated and write-protected I	pit)				
101	DOD EN	The default value is set by fla	ash controller user configuration	register config0 bit[23]				
[0]	BOD_EN	1= Brown Out Detector func	tion is enabled					
		0= Brown Out Detector func	tion is disabled					

- 41 -

nuvoton

Power-On-Reset Control Register (PORCR)

Register	Offset	R/W	Description	Reset Value
PORCR	GCR_BA+0x24	R/W	Power-On-Reset Controller Register	0x0000_00XX

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
			POR_DIS_0	CODE[15:8]			
7	6	5	4	3	2	1	0
POR_DIS_CODE[7:0]							

Bits	Descriptions	Descriptions			
[31:16]	Reserved	Reserved			
[15:0]	POR_DIS_C ODE	The register is used for the Power-On-Reset enable control (write-protected) When power on, the POR circuit generates a reset signal to reset the whole chip function, but noise on the power may cause the POR active again. If set the POR_DIS_CODE equal to 0x5AA5, the POR reset function will be disabled and the POR function will reactive till the power voltage is lower to set the POR_DIS_CODE to another value or reset by chip other reset function. Include: //RESET, Watch dog, LVR reset BOD reset, ICE reset command and the software-chip reset function This bit is the protected bit. It means programming this needs to write "59h", "16h", "88h" to address 0x5000_0100 to disable register protection. Reference the register REGWRPROT at address GCR_BA+0x100.			

nuvoTon

Multiple Function Port0 Control Register (P0 MFP)

Register	Offset	R/W	Description	Reset Value
P0_MFP	GCR_BA+0x30	R/W	P0 multiple function and input type control register	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
			P0_TY	PE[7:0]						
15	14	13	12	11	10	9	8			
			P0_AL	.T[7:0]						
7	7 6 5 4 3 2 1 0									
	P0_MFP[7:0]									

Bits	Descriptions							
[31:24]	Reserved	Reserved						
[23:16]	P0_TYPEn	1= P0[7:0] I/O	[7:0] input Schmitt Trigger function Enable P0[7:0] I/O input Schmitt Trigger function enable P0[7:0] I/O input Schmitt Trigger function disable					
[15]	P0_ ALT[7]		function Selection n of P0.7 is depend P0_MFP[7] 0 1	P0.7 function P0.7 AD7(EBI) SPICLK1(SPI1)	_ALT[7].			
		1	1	Reserved				

nuvoTon

	1	_					
			unction Selection				
		The pin function	n of P0.6 depends o	on P0_MFP[6] and P0_	ALT[6].		
		P0_ALT[6]	P0_MFP[6]	P0.6 function			
[14]	P0_ ALT[6]	0	0	P0.6			
		0	1	AD6(EBI)			
		1	0	MISO_1(SPI1)			
		1	1	Reserved			
		P0.5 alternate f	unction Selection				
		The pin function	n of P0.5 is depend	on P0_MFP[5] and P0	_ALT[5].		
		P0_ALT[5]	P0_MFP[5]	P0.5 function			
[13]	P0_ ALT[5]	0	0	P0.5			
		0	1	AD5(EBI)			
		1	0	MOSI_1(SPI1)			
		1	1	Reserved			
		P0.4 alternate function Selection					
		The pin function of P0.4 depends on P0_MFP[4] and P0_ALT[4].					
		P0_ALT[4]	P0_MFP[4]	P0.4function			
[12]	P0_ ALT[4]	0	0	P0.4			
		0	1	AD4(EBI)			
		1	0	SPISS1(SPI1)			
		1	1	Reserved			
		P0.3 alternate f	unction Selection				
		The pin function	n of P0.3 depends o	on P0_MFP[3] and P0_	ALT[3].		
[11]	P0_ ALT[3]	P0_ALT[3]	P0_MFP[3]	P0.3function			
		0	0	P0.3			
		0	1	AD3(EBI)			

Publication Release Date: May. 04, 2011 Revision V2.00

- 44 -

nuvoTon

	1	·						
		1	0	RTS0(UART0)				
		1	1	Reserved				
		P0.2 alternate function Selection The pin function of P0.2 depends on P0_MFP[2] and P0_ALT[2].						
		P0_ALT[2]	P0_MFP[2]	P0.2function				
[10]	P0_ ALT[2]	0	0	P0.2				
		0	1	AD2(EBI)				
		1	0	CTS0(UART0)				
		1	1	Reserved				
			unction Selection	n P0_MFP[1] and P0_	ALT[1].			
	P0_ ALT[1]	P0_ALT[1]	P0_MFP[1]	P0.1function				
[9]		0	0	P0.1				
		0	1	AD1(EBI)				
		1	0	RTS1(UART1)				
		1	1	Reserved				
		P0.0 alternate function Selection The pin function of P0.0 depends on P0_MFP[0] and P0_ALT[0].						
		P0_ALT[0]	P0_MFP[0]	P0.0function				
[8]	P0_ ALT[0]	0	0	P0.0				
		0	1	AD0(EBI)				
		1	0	CTS1(UART1)				
		1	1	Reserved				
[7:0]	P0_MFP[7:0]	The pin function	P0 multiple function Selection The pin function of P0 depends on P0_MFP and P0_ALT. Refer to P0_ALT for details descriptions.					

- 45 -

nuvoTon

Multiple Function Port1 Control Register (P1_MFP)

Register	Offset	R/W	Description	Reset Value
P1_MFP	GCR_BA+0x34	R/W	P1 multiple function and input type control register	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
			P1_TY	PE[7:0]						
15	14	13	12	11	10	9	8			
			P1_AL	.T[7:0]						
7	7 6 5 4 3 2 1 0									
	P1_MFP[7:0]									

Bits	Descriptions						
[31:24]	Reserved	Reserved					
[23:16]	P1_TYPEn	1= P1[7:0] I/O inpo	P1[7:0] input Schmitt Trigger function Enable = P1[7:0] I/O input Schmitt Trigger function enable = P1[7:0] I/O input Schmitt Trigger function disable				
[15]	P1_ ALT[7]	P1.7 alternate fur The pin function o P1_ALT[7] 0 0		P1_MFP[7] and P1_ALT P1.7 function P1.7 AIN7(ADC)	[7].		
		1	0	SPICLK0(SPI0)			
		1	1	Reserved			

Publication Release Date: May. 04, 2011 Revision V2.00

- 46 -

nuvoTon

		<u> </u>					
		P1.6 alternate fun		D4 MEDIOL 104 ***	ro1		
		The pin function o	[6]. 				
		P1_ALT[6]	P1_MFP[6]	P1.6 function			
[14]	P1_ ALT[6]	0	0	P1.6			
		0	1	AIN6(ADC)			
		1	0	MISO_0(SPI0)			
		1	1	Reserved			
		P1.5 alternate fun	ction Selection				
		The pin function o	f P1.5 depends on I	P1_MFP[5] and P1_ALT	[5].		
		P1_ALT[5]	P1_MFP[5]	P1.5 function			
[13]	P1_ ALT[5]	0	0	P1.5			
		0	1	AIN5(ADC)			
		1	0	MOSI_0(SPI0)			
		1	1	Reserved			
		P1.4 alternate function Selection					
		The pin function of P1.4 depends on P1_MFP[4] and P1_ALT[4].					
		P1_ALT[4]	P1_MFP[4]	P1.4function			
[12]	P1_ ALT[4]	0	0	P1.4			
		0	1	AIN4(ADC)			
		1	0	SPISS0(SPI0)			
		1	1	Reserved			
		P1.3 alternate fun	ction Selection		•		
		The pin function o	f P1.3 depends on I	P1_MFP[3] and P1_ALT	[3].		
[11]	P1_ ALT[3]	P1_ALT[3]	P1_MFP[3]	P1.3function			
		0	0	P1.3			
		0	1	AIN3(ADC)			

- 47 -



		l i			1			
		1	0	TXD1(UART1)				
		1	1	Reserved				
			P1.2 alternate function Selection The pin function of P1.2 depends on P1_MFP[2] and P1_ALT[2].					
		P1_ALT[2]	P1_MFP[2]	P1.2function				
[10]	P1_ ALT[2]	0	0	P1.2				
		0	1	AIN2(ADC)				
		1	0	RXD1(UART1)				
		1	1	Reserved				
		P1.1 alternate fun The pin function o		P1_MFP[1] and P1_ALT	[1].			
	P1_ ALT[1]	P1_ALT[1]	P1_MFP[1]	P1.1function				
[9]		0	0	P1.1				
		0	1	AIN1(ADC)				
		1	0	T3(Timer3)				
		1	1	Reserved				
		P1.0 alternate fun The pin function o		P1_MFP[0] and P1_ALT	[0].			
		P1_ALT[0]	P1_MFP[0]	P1.0function				
[8]	P1_ ALT[0]	0	0	P1.0				
		0	1	AIN0(ADC)				
		1	0	T2(Timer2)				
		1	1	Reserved				
[7:0]	P1_MFP[7:0]	P1 multiple function Selection The pin function of P1 is depending on P1_MFP and P1_ALT. Refer to P1_ALT for details descriptions.						

nuvoTon

Multiple Function Port2 Control Register (P2 MFP)

Register	Offset	R/W	Description	Reset Value
P2_MFP	GCR_BA+0x38	R/W	P2 multiple function and input type control register	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	P2_TYPE[7:0]									
15	14	13	12	11	10	9	8			
			P2_AL	.T[7:0]						
7	7 6 5 4 3 2 1 0									
	P2_MFP[7:0]									

Bits	Descriptions	Descriptions				
[31:24]	Reserved	Reserved				
[23:16]	P2_TYPEn	P2[7:0] input Schmitt Trigger function Enable 1= P2[7:0] I/O input Schmitt Trigger function enable 0= P2[7:0] I/O input Schmitt Trigger function disable				
	P2_ ALT[7]	P2.7 alternate fundaments		P2_MFP[7] and P2_ALT	[7]. I	
		P2_ALT[7]	P2_MFP[7]	P2.7 function		
[15]		0	0	P2.7		
		0	1	AD15(EBI)		
		1	0	PWM7(PWM generator 6)		
		1	1	Reserved		

- 49 -

nuvoTon

		1			
		P2.6 alternate fun The pin function o		P2_MFP[6] and P2_ALT	[6].
		P2_ALT[6]	P2_MFP[6]	P2.6 function	
[14]	P2_ ALT[6]	0	0	P2.6	
[]	2_7.21[0]	0	1	AD14(EBI)	
		1	0	PWM6(PWM generator 6)	
		1	1	Reserved	
		P2.5 alternate fun The pin function o		P2_MFP[5] and P2_ALT	[5].
		P2_ALT[5]	P2_MFP[5]	P2.5 function	
[13]	P2_ ALT[5]	0	0	P2.5	
	/.= . [6]	0	1	AD13(EBI)	
		1	0	PWM5(PWM generator 4)	
		1	1	Reserved	
		P2.4 alternate fun The pin function o		P2_MFP[4] and P2_ALT	[4].
		P2_ALT[4]	P2_MFP[4]	P2.4function	
[12]	P2_ ALT[4]	0	0	P2.4	
[]		0	1	AD12(EBI)	
		1	0	PWM4(PWM generator 4)	
		1	1	Reserved	
		P2.3 alternate fun The pin function o		P2_MFP[3] and P2_ALT	[3].
[11]	P2_ ALT[3]	P2_ALT[3]	P2_MFP[3]	P2.3function	
		0	0	P2.3	

- 50 -

nuvoTon

	1	1			
		0	1	AD11(EBI)	
		1	0	PWM3(PWM generator 2)	
		1	1	Reserved	
		P2.2 alternate fun The pin function o		P2_MFP[2] and P2_ALT	[2].
		P2_ALT[2]	P2_MFP[2]	P2.2function	
[10]	P2_ ALT[2]	0	0	P2.2	
[10]	7 2_ /\. \[/2]	0	1	AD10(EBI)	
		1	0	PWM2(PWM generator 2)	
		1	1	Reserved	
	P2_ ALT[1]	P2.1 alternate fun The pin function o	[1].		
		P2_ALT[1]	P2_MFP[1]	P2.1function	
[9]		0	0	P2.1	
		0	1	AD9(EBI)	
		1	0	PWM1(PWM generator 0)	
		1	1	Reserved	
		P2.0 alternate fun The pin function o		P2_MFP[0] and P2_ALT	[0].
		P2_ALT[0]	P2_MFP[0]	P2.0function	
[8]	P2_ ALT[0]	0	0	P2.0	
[0]	L Z_ ALT[0]	0	1	AD8(EBI)	
		1	0	PWM0(PWM generator 0)	
		1	1	Reserved	

- 51 -



		P2 multiple function Selection
[7:0]	P2_MFP[7:0]	The pin function of P2 depends on P2_MFP and P2_ALT.
		Refer to P2_ALT for details descriptions.

- 52 -

nuvoton

Multiple Function Port3 Control Register (P3 MFP)

Register	Offset	R/W	Description	Reset Value
P3_MFP	GCR_BA+0x3C	R/W	P3 multiple function and input type control register	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	P3_TYPE[7:0]									
15	14	13	12	11	10	9	8			
			P3_AL	.T[7:0]						
7	6	5	4	3	2	1	0			
	P3_MFP[7:0]									

Bits	Descriptions	Descriptions					
[31:24]	Reserved	Reserved					
[23:16]	P3_TYPEn	1= P3[7:0] I/O inp	P3[7:0] input Schmitt Trigger function Enable 1= P3[7:0] I/O input Schmitt Trigger function enable 0= P3[7:0] I/O input Schmitt Trigger function disable				
		P3.7 alternate fur The pin function of	nction Selection of P3.7 is depend or	Т[7].			
		P3_ALT[7]	P3_MFP[7]	P3.7 function			
[15]	P3_ ALT[7]	0	0	P3.7			
		0	1	RD(EBI)			
		1	х	Reserved			
[14]	P3_ ALT[6]		P3.6 alternate function Selection The pin function of P3.6 depends on P3_MFP[6] and P3_ALT[6].				

- 53 -

nuvoTon

	1	ĪĪ	I				
		P3_ALT[6]	P3_MFP[6]	P3.6 function			
		0	0	P3.6			
		0	1	WR(EBI)			
		1	0	CKO(Clock Driver output)			
		1	1	Reserved			
		P3.5 alternate fun	ction Selection				
		The pin function of	f P3.5 depends on I	P3_MFP[5] and P3_ALT	[5].		
		P3_ALT[5]	P3_MFP[5]	P3.5 function			
[13]	P3_ ALT[5]	0	0	P3.5			
		0	1	T1(Timer1)			
		1	0	SCL(I ² C)			
		1	1	Reserved			
		P3.4 alternate function Selection The pin function of P3.4 depends on P3_MFP[4] and P3_ALT[4].					
	P3_ ALT[4]	P3_ALT[4]	P3_MFP[4]	P3.4function			
[12]		0	0	P3.4			
		0	1	T0(Timer0)			
		1	0	SDA(I ² C)			
		1	1	Reserved			
		P3.3 alternate fun	ction Selection				
		The pin function of	of P3.3 depends on I	P3_MFP[3] and P3_ALT	[3].		
		P3_ALT[3]	P3_MFP[3]	P3.3function			
[11]	P3_ ALT[3]	0	0	P3.3			
		0	1	/INT1			
		1	0	MCLK(EBI)			
		1	х	Reserved			

- 54 -



		P3.2 alternate function Selection The pin function of P3.2 depends on P3_MFP[2] and P3_ALT[2].					
		P3_ALT[2]	P3_MFP[2]	P3.2function			
[10]	P3_ ALT[2]	0	0	P3.2			
		0	1	/INT0			
		1	1	Reserved			
		P3.1 alternate fun The pin function o		P3_MFP[1] and P3_ALT	[1].		
		P3_ALT[1]	P3_MFP[1]	P3.1function			
[9]	P3_ ALT[1]	0	0	P3.1			
		0	1	TXD(UART0)			
		1	Х	Reserved			
		P3.0 alternate fun The pin function o	[0].				
		P3_ALT[0]	P3_MFP[0]	P3.0function			
[8]	P3_ ALT[0]	0	0	P3.0			
		0	1	RXD(UART0)			
		1	х	Reserved			
[7:0]	P3_MFP[7:0]	The pin function o	P3 multiple function Selection The pin function of P3 is depending on P3_MFP and P3_ALT. Refer to P3_ALT for details descriptions.				

nuvoTon

Multiple Function Port4 Control Register (P4 MFP)

Register	Offset	R/W	Description	Reset Value
P4_MFP	GCR_BA+0x40	R/W	P4 multiple function and input type control register	0x0000_00C0

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	P4_TYPE[7:0]									
15	14	13	12	11	10	9	8			
			P4_AL	.T[7:0]						
7	6	5	4	3	2	1	0			
	P4_MFP[7:0]									

Bits	Descriptions	ions				
[31:24]	Reserved	Reserved				
[23:16]	P4_TYPEn	P4[7:0] input Schmitt Trigger function Enable 1= P4[7:0] I/O input Schmitt Trigger function enable 0= P4[7:0] I/O input Schmitt Trigger function disable				
[15]	P4_ ALT[7]	P4.7 alternate fun The pin function o P4_ALT[7] 0 0	ction Selection f P4.7 depends on F P4_MFP[7] 0 1	[7].		
[14]	P4_ ALT[6]	P4.6 alternate fun	ction Selection			

nuvoTon

		The pin function	of P4.6 depends o	n P4_MFP[6] and P4_ALT[6].		
		P4_ALT[6]	P4_MFP[6]	P4.6 function		
		0	0	P4.6		
		0	1	ICE_CLK(ICE)		
		1	х	Reserved		
		P4.5 alternate fu	ınction Selection			
		The pin function	of P4.5 depends o	n P4_MFP[5] and P4_ALT[5].		
		P4_ALT[5]	P4_MFP[5]	P4.5 function		
[13]	P4_ ALT[5]	0	0	P4.5		
		0	1	ALE(EBI)		
		1	х	Reserved		
		P4.4 alternate function Selection				
		The pin function of P4.4 depends on P4_MFP[4] and P4_ALT[4].				
		P4_ALT[4]	P4_MFP[4]	P4.4function		
[12]	P4_ ALT[4]	0	0	P4.4		
		0	1	/CS(EBI)		
		1	х	Reserved		
		P4.3 alternate fu	ınction Selection			
		The pin function	of P4.3 depends o	n P4_MFP[3] and P4_ALT[3].		
		P4_ALT[3]	P4_MFP[3]	P4.3function		
[11]	P4_ ALT[3]	0	0	P4.3		
		0	1	PWM3(PWM generator 2)		
		1	х	Reserved		
		P4.2 alternate function Selection				
[10]	P4_ ALT[2]	The pin function	of P4.2 depends o	n P4_MFP[2] and P4_ALT[2].		
		P4_ALT[2]	P4_MFP[2]	P4.2function		

- 57 -



	ı	1-			
		0	0	P4.2	
		0	1	PWM2(PWM generator 2)	
		1	х	Reserved	
		P4.1 alternate fun The pin function o		P4_MFP[1] and P4_ALT	
		P4_ALT[1]	P4_MFP[1]	P4.1function	
[9]	9] P4_ ALT[1]	0	0	P4.1	
		0	1	PWM1(PWM generator 0)	
		1	х	Reserved	
		P4.0 alternate function Selection The pin function of P4.0 depends on P4_MFP[0] and P4_ALT[0].			
		P4_ALT[0]	P4_MFP[0]	P4.0function	
[8]	P4_ ALT[0]	0	0	P4.0	
		0	1	PWM0(PWM generator 0)	
		1	х	Reserved	
[7:0]	P4_MFP[7:0]	P4 multiple function Selection The pin function of P4 is depending on P4_MFP and P4_ALT. Refer to P4_ALT for details descriptions.			



Register Write-Protection Control Register (REGWRPROT)

Some of the system control registers need to be protected to avoid inadvertent write and disturb the chip operation. These system control registers are protected after the power on reset till user to disable register protection. For user to program these protected registers, a register protection disable sequence needs to be followed by a special programming. The register protection disable sequence is writing the data "59h", "16h" "88h" to the register REGWRPROT address at 0x5000_0100 continuously. Any different data value, different sequence or any other write to other address during these three data writing will abort the whole sequence.

After the protection is disabled, user can check the protection disable bit at address 0x5000_0100 bit0, "1" is protection disable, "0" is protection enable. Then user can update the target protected register value and then write any data to the address "0x5000_0100" to enable register protection.

Write this register to disable/enable register protection, and reading it to get the REGPROTDIS status.

Register	Offset	R/W	Description	Reset Value
REGWRPR OT	GCR_BA+0x100	R/W	Register Write-Protection Control Register	0x0000_0000

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
			Rese	erved				
7	6	5	4	3	2	1	0	
	REGWRPROT[7:1]						REGWRPR OT [0] REGPROTD IS	

Bits	Descriptions	
[31:16]	Reserved	Reserved

- 59 -



[7:0]	REGWRPRO T	Register Write-Protected Code (Write Only) Some write-protected registers have to be disabled the protected function by writing the sequence value "59h", "16h", "88h" to this field. After this sequence is completed, the REGPROTDIS bit will be set to 1 and write-protected registers can be normal write.					
		Register Write-Protected Disable index (Read only) 1 = Protection is disabled for writing protected registers 0 = Protection is enabled for writing protected registers. Any write to the protected register is ignored. The Write-Protected registers list are below table:					
		Registers	Address	te			
		IPRSTC1	0x5000_0008				
		BODCR	0x5000_0018				
		PORCR	0x5000_0024				
[0]	S	PWRCON	0x5000_0200	bit[6] is not protected for power wake-up interrupt clear			
		APBCLK bit[0]	0x5000_0208	bit[0] is watch dog clock enable			
		CLKSEL0	0x5000_0210	HCLK and CPU STCLK clock source select			
		CLK_SEL1 bit[1:0]	0x5000_0214	Watch dog clock source select			
		ISPCON	0x5000_C000	Flash ISP Control register			
		WTCR	0x4000_4000				
		FATCON	0x5000_C018				



6.2.7 System Timer (SysTick)

The Cortex-M0 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used as a Real Time Operating System (RTOS) tick timer or as a simple counter.

When system timer is enabled, it will count down from the value in the SysTick Current Value Register (SYST_CVR) to zero, and reload (wrap) to the value in the SysTick Reload Value Register (SYST_RVR) on the next clock edge, then decrement on subsequent clocks. When the counter transitions to zero, the COUNTFLAG status bit is set. The COUNTFLAG bit clears on reads.

The SYST_CVR value is UNKNOWN on reset. Software should write to the register to clear it to zero before enabling the feature. This ensures the timer will count from the SYST_RVR value rather than an arbitrary value when it is enabled.

If the SYST_RVR is zero, the timer will be maintained with a current value of zero after it is reloaded with this value. This mechanism can be used to disable the feature independently from the timer enable bit.

For more detailed information, please refer to the documents "ARM® Cortex™-M0 Technical Reference Manual" and "ARM® v6-M Architecture Reference Manual".

- 61 -



6.2.7.1 System Timer Control Register Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
SCS_BA = 0xE000_E000				
SYST_CSR	SCS_BA+0x010	R/W	SysTick Control and Status Register	0x0000_0000
SYST_RVR	SCS_BA+0x014	R/W	SysTick Reload value Register	0xXXXX_XXXX
SYST_CVR	SCS_BA+0x018	R/W	SysTick Current value Register	0xXXXX_XXXX

SysTick Control and Status (SYST CSR)

Register	Offset	R/W	Description	Reset Value
SYST_CSR	SCS_BA+0x10	R/W	SysTick Control and Status Register	0x0000_0000

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
	Reserved							
7	6	5	4	3	2	1	0	
Reserved					CLKSRC	TICKINT	ENABLE	

Bits	Descriptions			
[31:17]	Reserved	Reserved		



[16]	COUNTFLAG	Returns 1 if timer counted to 0 since last time this register was read. COUNTFLAG is set by a count transition from 1 to 0. COUNTFLAG is cleared on read or by a write to the Current Value register.
[15:3]	Reserved	Reserved
[2]	CLKSRC	1= Core clock used for SysTick. 0= Clock source is optional, refer to <u>STCLK S</u> .
[1]	TICKINT	1= Counting down to 0 will cause the SysTick exception to be pended. Clearing the SysTick Current Value register by a register write in software will not cause SysTick to be pended. 0= Counting down to 0 does not cause the SysTick exception to be pended. Software can use COUNTFLAG to determine if a count to zero has occurred.
[0]	ENABLE	1= The counter will operate in a multi-shot manner 0= The counter is disabled

SysTick Reload Value Register (SYST_RVR)

Register	Offset	R/W	Description	Reset Value
SYST_RVR	SCS_BA+0x014	R/W	SysTick Reload Value Register	0xXXXX_XXXX

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
			RELOA	D[23:16]					
15	14	13	12	11	10	9	8		
			RELOA	D[15:8]					
7	6	5	4	3	2	1	0		
	RELOAD[7:0]								

Bits	Descriptions
------	--------------



[31:24]	Reserved	Reserved
[23:0]	RELOAD	Value to load into the Current Value register when the counter reaches 0.

SysTick Current Value Register (SYST_CVR)

Register	Offset	R/W	Description	Reset Value
SYST_CVR	SCS_BA+0x018	R/W	SysTick Current Value Register	0xXXXX_XXXX

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
			CURREN	T [23:16]					
15	14	13	12	11	10	9	8		
	CURRENT [15:8]								
7 6 5 4 3 2 1 0									
	CURRENT[7:0]								

Bits	Descriptions	
[31:24]	Reserved	Reserved
[23:0]	CURRENT	Current counter value. This is the value of the counter at the time it is sampled. The counter does not provide read-modify-write protection. The register is write-clear. A software write of any value will clear the register to 0. Unsupported bits RAZ (see SysTick Reload Value register).



6.2.8 Nested Vectored Interrupt Controller (NVIC)

Cortex-M0 provides an interrupt controller as an integral part of the exception mode, named as "Nested Vectored Interrupt Controller (NVIC)". It is closely coupled to the processor kernel and provides following features:

- Nested and Vectored interrupt support
- Automatic processor state saving and restoration
- Dynamic priority changing
- Reduced and deterministic interrupt latency

The NVIC prioritizes and handles all supported exceptions. All exceptions are handled in "Handler Mode". This NVIC architecture supports 32 (IRQ[31:0]) discrete interrupts with 4 levels of priority. All of the interrupts and most of the system exceptions can be configured to different priority levels. When an interrupt occurs, the NVIC will compare the priority of the new interrupt to the current running one's priority. If the priority of the new interrupt is higher than the current one, the new interrupt handler will override the current handler.

When any interrupts is accepted, the starting address of the interrupt service routine (ISR) is fetched from a vector table in memory. There is no need to determine which interrupt is accepted and branch to the starting address of the correlated ISR by software. While the starting address is fetched, NVIC will also automatically save processor state including the registers "PC, PSR, LR, R0~R3, R12" to the stack. At the end of the ISR, the NVIC will restore the mentioned registers from stack and resume the normal execution. Thus it will take less and deterministic time to process the interrupt request.

The NVIC supports "Tail Chaining" which handles back-to-back interrupts efficiently without the overhead of states saving and restoration and therefore reduces delay time in switching to pending ISR at the end of current ISR. The NVIC also supports "Late Arrival" which improves the efficiency of concurrent ISRs. When a higher priority interrupt request occurs before the current ISR starts to execute (at the stage of state saving and starting address fetching), the NVIC will give priority to the higher one without delay penalty. Thus it advances the real-time capability.

For more detailed information, please refer to the documents "ARM® Cortex™-M0 Technical Reference Manual" and "ARM® v6-M Architecture Reference Manual".



6.2.8.1 Exception Model and System Interrupt Map

The Table 6-2 lists the exception model supported by NuMicro M051[™] series. Software can set four levels of priority on some of these exceptions as well as on all interrupts. The highest user-configurable priority is denoted as "0" and the lowest priority is denoted as "3". The default priority of all the user-configurable interrupts is "0". Note that priority "0" is treated as the fourth priority on the system, after three system exceptions "Reset", "NMI" and "Hard Fault".

Exception Number	Vector Address	Interrupt Number (Bit in Interrupt Registers)	Interrupt Name	Source IP	Interrupt description	Power Down Wakeup
1-15	0x00-0x3C	-	-	-	System exceptions	
16	0x40	0	BOD_OUT	Brown- Out	Brownout low voltage detected interrupt	Yes
17	0x44	1	WDT_INT	WDT	Watch Dog Timer interrupt	Yes
18	0x48	2	EINT0	GPIO	External signal interrupt from P3.2 pin	Yes
19	0x4C	3	EINT1	GPIO	External signal interrupt from P3.3 pin	Yes
20	0x50	4	GP01_INT	GPIO	External signal interrupt from P0[7:0] / P1[7:0]	Yes
21	0x54	5	GP234_INT	GPIO	External interrupt from P2[7:0]/P3[7:0]/P4[7:0], except P32 and P33	Yes
22	0x58	6	PWMA_INT	PWM0~3	PWM0, PWM1, PWM2 and PWM3 interrupt	No
23	0x5C	7	PWMB_INT	PWM4~7	PWM4, PWM5, PWM6 and PWM7 interrupt	No
24	0x60	8	TMR0_INT	TMR0	Timer 0 interrupt	No
25	0x64	9	TMR1_INT	TMR1	Timer 1 interrupt	No
26	0x68	10	TMR2_INT	TMR2	Timer 2 interrupt	No
27	0x6C	11	TMR3_INT	TMR3	Timer 3 interrupt	No
28	0x70	12	UART0_INT	UART0	UART0 interrupt	Yes

nuvoton

29	0x74	13	UART1_INT	UART1	UART1 interrupt	Yes
30	0x78	14	SPI0_INT	SPI0	SPI0 interrupt	No
31	0x7C	15	SPI1_INT	SPI1	SPI1 interrupt	No
32-33	0x80-0x84	16-17	-	-	-	-
34	0x88	18	I2C_INT	I ² C	I ² C interrupt	No
35-43	0x8C- 0xAC	19-27	-	-	-	-
44	0xB0	28	PWRWU_INT	CLKC	Clock controller interrupt for chip wake up from power down state	Yes
45	0xB4	29	ADC_INT	ADC	ADC interrupt	No
46-47	0xB8-0xBC	30-31	-	-	-	

Table 6-2 Exception Model

Exception Name	Vector Number	Priority	
Reset	1	-3	
NMI	2	-2	
Hard Fault	3	-1	
Reserved	4 ~ 10	Reserved	
SVCall	11	Configurable	
Reserved	12 ~ 13	Reserved	
PendSV	14	Configurable	
SysTick	15	Configurable	
Interrupt (IRQ0 ~ IRQ31)	16 ~ 47	Configurable	

Table 6-3 System Interrupt Map

6.2.8.2 Vector Table

When any interrupts is accepted, the processor will automatically fetch the starting address of the interrupt service routine (ISR) from a vector table in memory. For ARMv6-M, the vector table base

nuvoTon

address is fixed at 0x00000000. The vector table contains the initialization value for the stack pointer on reset, and the entry point addresses for all exception handlers. The vector number on previous page defines the order of entries in the vector table associated with exception handler entry as illustrated in previous section.

Vector Table Word Offset	Description
0	SP_main - The Main stack pointer
Vector Number	Exception Entry Pointer using that Vector Number

Table 6-4 Vector Table Format

- 68 -



6.2.8.3 Operation Description

NVIC interrupts can be enabled and disabled by writing to their corresponding Interrupt Set-Enable or Interrupt Clear-Enable register bit-field. The registers use a write-1-to-enable and write-1-to-clear policy, both registers reading back the current enabled state of the corresponding interrupts. When an interrupt is disabled, interrupt assertion will cause the interrupt to become Pending, however, the interrupt will not activate. If an interrupt is Active when it is disabled, it remains in its Active state until cleared by reset or an exception return. Clearing the enable bit prevents new activations of the associated interrupt.

NVIC interrupts can be pended/un-pended using a complementary pair of registers to those used to enable/disable the interrupts, named the Set-Pending Register and Clear-Pending Register respectively. The registers use a write-1-to-enable and write-1-to-clear policy, both registers reading back the current pended state of the corresponding interrupts. The Clear-Pending Register has no effect on the execution status of an Active interrupt.

NVIC interrupts are prioritized by updating an 8-bit field within a 32-bit register (each register supporting four interrupts).

The general registers associated with the NVIC are all accessible from a block of memory in the System Control Space and will be described in next section.

6.2.8.4 NVIC Control Registers

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value			
SCS_BA = 0x	SCS_BA = 0xE000_E000						
NVIC_ISER	SCS_BA+0x100	R/W	IRQ0 ~ IRQ31 Set-Enable Control Register	0x0000_0000			
NVIC_ICER	SCS_BA+0x180	R/W	IRQ0 ~ IRQ31 Clear-Enable Control Register	0x0000_0000			
NVIC_ISPR	SCS_BA+0x200	R/W	IRQ0 ~ IRQ31 Set-Pending Control Register	0x0000_0000			
NVIC_ICPR	SCS_BA+0x280	R/W	IRQ0 ~ IRQ31 Clear-Pending Control Register	0x0000_0000			
NVIC_IPR0	SCS_BA+0x400	R/W	IRQ0 ~ IRQ3 Priority Control Register	0x0000_0000			
NVIC_IPR1	SCS_BA+0x404	R/W	IRQ4 ~ IRQ7 Priority Control Register	0x0000_0000			
NVIC_IPR2	SCS_BA+0x408	R/W	IRQ8 ~ IRQ11 Priority Control Register	0x0000_0000			
NVIC_IPR3	SCS_BA+0x40C	R/W	IRQ12 ~ IRQ15 Priority Control Register	0x0000_0000			

- 69 -



NVIC_IPR4	SCS_BA+0x410	R/W	IRQ16 ~ IRQ19 Priority Control Register	0x0000_0000
NVIC_IPR5	SCS_BA+0x414	R/W	IRQ20 ~ IRQ23 Priority Control Register	0x0000_0000
NVIC_IPR6	SCS_BA+0x418	R/W	IRQ24 ~ IRQ27 Priority Control Register	0x0000_0000
NVIC_IPR7	SCS_BA+0x41C	R/W	IRQ28 ~ IRQ31 Priority Control Register	0x0000_0000

IRQ0 ~ IRQ31 Set-Enable Control Register (NVIC_ISER)

Register	Offset	R/W	Description	Reset Value
NVIC_ISER	SCS_BA+0x100	R/W	IRQ0 ~ IRQ31 Set-Enable Control Register	0x0000_0000

31	30	29	28	27	26	25	24
	SETENA[31:24]						
23	22	21	20	19	18	17	16
	SETENA [23:16]						
15	14	13	12	11	10	9	8
	SETENA [15:8]						
7	6	5	4	3	2	1	0
SETENA[7:0]							

Bits	Descriptions	
		Enable one or more interrupts within a group of 32. Each bit represents an interrupt number from IRQ0 \sim IRQ31 (Vector number from 16 \sim 47).
[31:0]	SETENA	Writing 1 will enable the associated interrupt.
		Writing 0 has no effect.
		The register reads back with the current enable state.

nuvoTon

IRQ0 ~ IRQ31 Clear-Enable Control Register (NVIC ICER)

Register	Offset	R/W	Description	Reset Value
NVIC_ICER	SCS_BA+0x180	R/W	IRQ0 ~ IRQ31 Clear-Enable Control Register	0x0000_0000

31	30	29	28	27	26	25	24
	CLRENA[31:24]						
23	22	21	20	19	18	17	16
	CLRENA [23:16]						
15	14	13	12	11	10	9	8
	CLRENA [15:8]						
7	6	5	4	3	2	1	0
CLRENA[7:0]							

Bits	Descriptions	
[31:0]	CLRENA	Disable one or more interrupts within a group of 32. Each bit represents an interrupt number from IRQ0 ~ IRQ31 (Vector number from 16 ~ 47). Writing 1 will disable the associated interrupt. Writing 0 has no effect. The register reads back with the current enable state.

- 71 -

nuvoTon

IRQ0 ~ IRQ31 Set-Pending Control Register (NVIC_ISPR)

Register	Offset	R/W	Description	Reset Value
NVIC_ISPR	SCS_BA+0x200	R/W	IRQ0 ~ IRQ31 Set-Pending Control Register	0x0000_0000

31	30	29	28	27	26	25	24
	SETPEND[31:24]						
23	22	21	20	19	18	17	16
	SETPEND [23:16]						
15	14	13	12	11	10	9	8
	SETPEND [15:8]						
7	6	5	4	3	2	1	0
SETPEND [7:0]							

Bits	Descriptions	
[31:0]	CETTEND	Writing 1 to a bit to set pending state of the associated interrupt under software control. Each bit represents an interrupt number from IRQ0 ~ IRQ31 (Vector number from 16 ~ 47). Writing 0 has no effect. The register reads back with the current pending state.

nuvoTon

IRQ0 ~ IRQ31 Clear-Pending Control Register (NVIC_ICPR)

R	legister	Offset	R/W	Description I	
N	IVIC_ICPR	SCS_BA+0x280	R/W	IRQ0 ~ IRQ31 Clear-Pending Control Register	0x0000_0000

31	30	29	28	27	26	25	24		
	CLRPEND [31:24]								
23	22	21	20	19	18	17	16		
	CLRPEND [23:16]								
15	14	13	12	11	10	9	8		
			CLRPEN	ID [15:8]					
7	6	5	4	3	2	1	0		
CLRPEND [7:0]									

Bits	Descriptions	Descriptions					
[31:0]	CLRPEND	Writing 1 to a bit un-pends the associated interrupt under software control. Each bit represents an interrupt number from IRQ0 ~ IRQ31 (Vector number from 16 ~ 47). Writing 0 has no effect. The register reads back with the current pending state.					

nuvoTon

IRQ0 ~ IRQ3 Interrupt Priority Register (NVIC_IPR0)

Register	Offset	R/W	Description	Reset Value
NVIC_IPR0	SCS_BA+0x400	R/W	IRQ0 ~ IRQ3 Interrupt Priority Control Register	0x0000_0000

31	30	29	28	27	26	25	24		
PRI_3			Reserved						
23	22	21	20	19	18	17	16		
PR	PRI_2		Reserved						
15	14	13	12	11	10	9	8		
PR	PRI_1		Reserved						
7	6	5	4	3	2	1	0		
PRI_0		Reserved							

Bits	Descriptions	Descriptions					
[31:30]	PRI_3	Priority of IRQ3 "0" denotes the highest priority and "3" denotes lowest priority					
[23:22]	PRI_2	Priority of IRQ2 "0" denotes the highest priority and "3" denotes lowest priority					
[15:14]	PRI_1	Priority of IRQ1 "0" denotes the highest priority and "3" denotes lowest priority					
[7:6] PRI_0		Priority of IRQ0 "0" denotes the highest priority and "3" denotes lowest priority					

nuvoTon

IRQ4 ~ IRQ7 Interrupt Priority Register (NVIC_IPR1)

Register	Offset	R/W	Description	Reset Value
NVIC_IPR1	SCS_BA+0x404	R/W	IRQ4 ~ IRQ7 Interrupt Priority Control Register	0x0000_0000

31	30	29	28	27	26	25	24		
PR	PRI_7		Reserved						
23	22	21	20	19	18	17	16		
PR	PRI_6		Reserved						
15	14	13	12	11	10	9	8		
PR	PRI_5		Reserved						
7	6	5	4	3	2	1	0		
PRI_4		Reserved							

Bits	Descriptions	Descriptions					
[31:30]	PRI_7	Priority of IRQ7 "0" denotes the highest priority and "3" denotes lowest priority					
[23:22]	PRI_6	Priority of IRQ6 "0" denotes the highest priority and "3" denotes lowest priority					
[15:14]	PRI_5	Priority of IRQ5 "0" denotes the highest priority and "3" denotes lowest priority					
[7:6] PRI_4		Priority of IRQ4 "0" denotes the highest priority and "3" denotes lowest priority					

nuvoTon

IRQ8 ~ IRQ11 Interrupt Priority Register (NVIC_IPR2)

	Register	Offset	R/W	Description	Reset Value
ſ	NVIC_IPR2	SCS_BA+0x408	R/W	IRQ8 ~ IRQ11 Interrupt Priority Control Register	0x0000_0000

31	30	29	28	27	26	25	24		
PRI	PRI_11		Reserved						
23	22	21	20	19	18	17	16		
PRI	PRI_10		Reserved						
15	14	13	12	11	10	9	8		
PR	PRI_9		Reserved						
7	6	5	4	3	2	1	0		
PRI_8		Reserved							

Bits	Descriptions	Descriptions					
[31:30]	PRI_11	Priority of IRQ11 "0" denotes the highest priority and "3" denotes lowest priority					
[23:22]	PRI_10	Priority of IRQ10 "0" denotes the highest priority and "3" denotes lowest priority					
[15:14]	PRI_9	Priority of IRQ9 "0" denotes the highest priority and "3" denotes lowest priority					
[7:6] PRI_8		Priority of IRQ8 "0" denotes the highest priority and "3" denotes lowest priority					

nuvoTon

IRQ12 ~ IRQ15 Interrupt Priority Register (NVIC_IPR3)

Register	Offset	R/W	Description	Reset Value
NVIC_IPR3	SCS_BA+0x40C	R/W	IRQ12 ~ IRQ15 Interrupt Priority Control Register	0x0000_0000

31	30	29	28	27	26	25	24
PRI	_15			Reserved			
23	22	21	20	19	18	17	16
PRI	_14	Reserved					
15	14	13	12	11	10	9	8
PRI	_13	Reserved					
7	6	5	4	3	2	1	0
PRI_12		Rese	erved				

Bits	Descriptions	Descriptions					
[31:30]	PRI_15	Priority of IRQ15 "0" denotes the highest priority and "3" denotes lowest priority					
[23:22]	PRI_14	Priority of IRQ14 "0" denotes the highest priority and "3" denotes lowest priority					
[15:14]	PRI_13	Priority of IRQ13 "0" denotes the highest priority and "3" denotes lowest priority					
[7:6]	PRI_12	Priority of IRQ12 "0" denotes the highest priority and "3" denotes lowest priority					

nuvoTon

IRQ16 ~ IRQ19 Interrupt Priority Register (NVIC_IPR4)

Register	Offset	R/W	Description	
NVIC_IPR4	SCS_BA+ 0x410	R/W	IRQ16 ~ IRQ19 Interrupt Priority Control Register	0x0000_0000

31	30	29	28	27	26	25	24		
PRI	_19		Reserved						
23	22	21	20	19	18	17	16		
PRI	_18	Reserved							
15	14	13	12	11	10	9	8		
PRI	_17	Reserved							
7	6	5	4	3	2	1	0		
PRI_16		Reserved							

Bits	Descriptions	Descriptions					
[31:30]	PRI_19	Priority of IRQ19 "0" denotes the highest priority and "3" denotes lowest priority					
[23:22]	PRI_18	Priority of IRQ18 "0" denotes the highest priority and "3" denotes lowest priority					
[15:14]	PRI_17	Priority of IRQ17 "0" denotes the highest priority and "3" denotes lowest priority					
[7:6]	PRI_16	Priority of IRQ16 "0" denotes the highest priority and "3" denotes lowest priority					

nuvoTon

IRQ20 ~ IRQ23 Interrupt Priority Register (NVIC_IPR5)

Register	Offset	R/W	Description	Reset Value
NVIC_IPR5	SCS_BA+0x414	R/W	IRQ20 ~ IRQ23 Interrupt Priority Control Register	0x0000_0000

31	30	29	28	27	26	25	24	
PRI	_23		Reserved					
23	22	21	20	19	18	17	16	
PRI	_22	Reserved						
15	14	13	12	11	10	9	8	
PRI	_21	Reserved						
7	6	5	4	3	2	1	0	
PRI_20		Reserved						

Bits	Descriptions	Descriptions			
[31:30]	PRI_23	Priority of IRQ23 "0" denotes the highest priority and "3" denotes lowest priority			
[23:22]	PRI_22	Priority of IRQ22 "0" denotes the highest priority and "3" denotes lowest priority			
[15:14]	PRI_21	Priority of IRQ21 "0" denotes the highest priority and "3" denotes lowest priority			
[7:6]	PRI_20	Priority of IRQ20 "0" denotes the highest priority and "3" denotes lowest priority			

nuvoTon

IRQ24 ~ IRQ27 Interrupt Priority Register (NVIC_IPR6)

Register	Offset	R/W	Description	Reset Value
NVIC_IPR6	SCS_BA+0x418	R/W	IRQ24 ~ IRQ27 Interrupt Priority Control Register	0x0000_0000

31	30	29	28	27	26	25	24	
PRI	_27		Reserved					
23	22	21	20	19	18	17	16	
PRI	_26	Reserved						
15	14	13	12	11	10	9	8	
PRI	_25	Reserved						
7	6	5	4	3	2	1	0	
PRI_24		Reserved						

Bits	Descriptions	Descriptions					
[31:30]	PRI_27	Priority of IRQ27 "0" denotes the highest priority and "3" denotes lowest priority					
[23:22]	PRI_26	Priority of IRQ26 "0" denotes the highest priority and "3" denotes lowest priority					
[15:14]	PRI_25	Priority of IRQ25 "0" denotes the highest priority and "3" denotes lowest priority					
[7:6]	PRI_24	Priority of IRQ24 "0" denotes the highest priority and "3" denotes lowest priority					

nuvoton

IRQ28 ~ IRQ31 Interrupt Priority Register (NVIC_IPR7)

Register	Offset	R/W	Description	Reset Value
NVIC_IPR7	SCS_BA+0x41C	R/W	IRQ28 ~ IRQ31 Interrupt Priority Control Register	0x0000_0000

31	30	29	28	27	26	25	24
PRI	_31			Reserved			
23	22	21	20	19	18	17	16
PRI	_30			Rese	erved		
15	14	13	12	11	10	9	8
PRI	_29	Reserved					
7	6	5	4	3	2	1	0
PRI	_28	Reserved					

Bits	Descriptions	Descriptions					
[31:30]	PRI_31	Priority of IRQ31 "0" denotes the highest priority and "3" denotes lowest priority					
[23:22]	PRI_30	Priority of IRQ30 "0" denotes the highest priority and "3" denotes lowest priority					
[15:14]	PRI_29	Priority of IRQ29 "0" denotes the highest priority and "3" denotes lowest priority					
[7:6]	PRI_28	Priority of IRQ28 "0" denotes the highest priority and "3" denotes lowest priority					



6.2.8.5 Interrupt Source Control Registers

Besides the interrupt control registers associated with the NVIC, NuMicro M051[™] series also implement some specific control registers to facilitate the interrupt functions, including "interrupt source identify", "NMI source selection" and "interrupt test mode". They are described as below.

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
INT_BA = 0x5	5000_0300	•		
IRQ0_SRC	INT_BA+0x00	R	IRQ0 (BOD) interrupt source identity	0xXXXX_XXXX
IRQ1_SRC	INT_BA+0x04	R	IRQ1 (WDT) interrupt source identity	0xXXXX_XXXX
IRQ2_SRC	INT_BA+0x08	R	IRQ2 (EINT0) interrupt source identity	0xXXXX_XXXX
IRQ3_SRC	INT_BA+0x0C	R	IRQ3 (EINT1) interrupt source identity	0xXXXX_XXXX
IRQ4_SRC	INT_BA+0x10	R	IRQ4 (P0/1) interrupt source identity	0xXXXX_XXXX
IRQ5_SRC	INT_BA+0x14	R	IRQ5 (P2/3/4) interrupt source identity	0xXXXX_XXXX
IRQ6_SRC	INT_BA+0x18	R	IRQ6 (PWMA) interrupt source identity	0xXXXX_XXXX
IRQ7_SRC	INT_BA+0x1C	R	IRQ7 (PWMB) interrupt source identity	0xXXXX_XXXX
IRQ8_SRC	INT_BA+0x20	R	IRQ8 (TMR0) interrupt source identity	0xXXXX_XXXX
IRQ9_SRC	INT_BA+0x24	R	IRQ9 (TMR1) interrupt source identity	0xXXXX_XXXX
IRQ10_SRC	INT_BA+0x28	R	IRQ10 (TMR2) interrupt source identity	0xXXXX_XXXX
IRQ11_SRC	INT_BA+0x2C	R	IRQ11 (TMR3) interrupt source identity	0xXXXX_XXXX
IRQ12_SRC	INT_BA+0x30	R	IRQ12 (URT0) interrupt source identity	0xXXXX_XXXX
IRQ13_SRC	INT_BA+0x34	R	IRQ13 (URT1) interrupt source identity	0xXXXX_XXXX
RQ14_SRC	INT_BA+0x38	R	IRQ14 (SPI0) interrupt source identity	0xXXXX_XXXX
IRQ15_SRC	INT_BA+0x3C	R	IRQ15 (SPI1) interrupt source identity	0xXXXX_XXXX
IRQ16_SRC	INT_BA+0x40	-	Reserved	0xXXXX_XXXX

nuvoTon

				1
IRQ17_SRC	INT_BA+0x44	-	Reserved	0xXXXX_XXXX
IRQ18_SRC	INT_BA+0x48	R	IRQ18 (I ² C) interrupt source identity	0xXXXX_XXXX
IRQ19_SRC	INT_BA+0x4C	-	Reserved	0xXXXX_XXXX
IRQ20_SRC	INT_BA+0x50	-	Reserved	0xXXXX_XXXX
IRQ21_SRC	INT_BA+0x54	-	Reserved	0xXXXX_XXXX
IRQ22_SRC	INT_BA+0x58	-	Reserved	0xXXXX_XXXX
IRQ23_SRC	INT_BA+0x5C	-	Reserved	0xXXXX_XXXX
IRQ24_SRC	INT_BA+0x60	-	Reserved	0xXXXX_XXXX
IRQ25_SRC	INT_BA+0x64	-	Reserved	0xXXXX_XXXX
IRQ26_SRC	INT_BA+0x68	-	Reserved	0xXXXX_XXXX
IRQ27_SRC	INT_BA+0x6C	-	Reserved	0xXXXX_XXXX
IRQ28_SRC	INT_BA+0x70	R	IRQ28 (PWRWU) interrupt source identity	0xXXXX_XXXX
IRQ29_SRC	INT_BA+0x74	R	IRQ29 (ADC) interrupt source identity	0xXXXX_XXXX
IRQ30_SRC	INT_BA+0x78	-	Reserved	0xXXXX_XXXX
IRQ31_SRC	INT_BA+0x7C	-	Reserved	0xXXXX_XXXX
NMI_SEL	INT_BA+0x80	R/W	NMI source interrupt select control register	0x0000_0000
MCU_IRQ	INT_BA+0x84	R/W	MCU IRQ Number identity register	0x0000_0000

nuvoTon

Interrupt Source Identity Register (IRQn_SRC)

offset	R/W	Description	Reset Value
NT_BA+0x00		MCU IRQ0 (BOD) interrupt source identity	
 NT_BA+0x7C	R	: MCU IRQ31 (Reserved) interrupt source identity	0xXXXX_XXXX
١	Γ_BA+0x00 	Г_ВА+0x00 R	Γ_BA+0x00 MCU IRQ0 (BOD) interrupt source identity R :

31	30	29	28	27	26	25	24	
			Rese	erved				
23	22	21	20	19	18	17	16	
			Rese	erved				
15	14	13	12	11	10	9	8	
	Reserved							
7	6	5	4	3	2	1	0	
Reserved				INT_SRC[3]		INT_SRC[2:0]		

Address	INT-Num	Bits	Descriptions
INT_BA+0x00	0	[2:0]	Bit2 = 0 Bit1 = 0 Bit0 : BOD_INT
INT_BA+0x04	1	[2:0]	Bit2 = 0 Bit1 = 0 Bit0 : WDT_INT
INT_BA+0x08	2	[2:0]	Bit2 = 0 Bit1 = 0 Bit0: EINT0 – external interrupt 0 from P3.2
INT_BA+0x0C	3	[2:0]	Bit2 = 0 Bit1 = 0 Bit0: EINT1 – external interrupt 1 from P3.3

- 84 -



	•		
INT_BA+0x10	4	[2:0]	Bit2 = 0 Bit1: P1_INT Bit0: P0_INT
INT_BA+0x14	5	[2:0]	Bit2: P4_INT Bit1: P3_INT Bit0: P2_INT
INT_BA+0x18	6	[3:0]	Bit3: PWM3_INT Bit2: PWM2_INT Bit1: PWM1_INT Bit0: PWM0_INT
INT_BA+0x1C	7	[3:0]	Bit3: PWM7_INT Bit2: PWM6_INT Bit1: PWM5_INT Bit0: PWM4_INT
INT_BA+0x20	8	[2:0]	Bit2 = 0 Bit1 = 0 Bit0: TMR0_INT
INT_BA+0x24	9	[2:0]	Bit2 = 0 Bit1 = 0 Bit0: TMR1_INT
INT_BA+0x28	10	[2:0]	Bit2 = 0 Bit1 = 0 Bit0: TMR2_INT
INT_BA+0x2C	11	[2:0]	Bit2 = 0 Bit1 = 0 Bit0: TMR3_INT
INT_BA+0x30	12	[2:0]	Bit2 = 0 Bit1 = 0 Bit0: URT0_INT
INT_BA+0x34	13	[2:0]	Bit2 = 0

nuvoTon

	1	1	
			Bit1 = 0
			Bit0: URT1_INT
INT_BA+0x38	14	[2:0]	Bit2 = 0 Bit1 = 0 Bit0: SPI0_INT
INT_BA+0x3C	15	[2:0]	Bit2 = 0 Bit1 = 0 Bit0: SPI1_INT
INT_BA+0x40	16	[2:0]	Reserved
INT_BA+0x44	17	[2:0]	Reserved
INT_BA+0x48	18	[2:0]	Bit2 = 0 Bit1 = 0 Bit0: I2C_INT
INT_BA+0x4C	19	[2:0]	Reserved
INT_BA+0x50	20	[2:0]	Reserved
INT_BA+0x54	21	[2:0]	Reserved
INT_BA+0x58	22	[2:0]	Reserved
INT_BA+0x5C	23	[2:0]	Reserved
INT_BA+0x60	24	[2:0]	Reserved
INT_BA+0x64	25	[2:0]	Reserved
INT_BA+0x68	26	[2:0]	Reserved
INT_BA+0x6C	27	[2:0]	Reserved
INT_BA+0x70	28	[2:0]	Bit2 = 0 Bit1 = 0 Bit0: PWRWU_INT
INT_BA+0x74	29	[2:0]	Bit2 = 0



			Bit1 = 0
			Bit0: ADC_INT
INT_BA+0x78	30	[2:0]	Reserved
INT_BA+0x7C	31	[2:0]	Reserved

nuvoTon

NMI Interrupt Source Select Control Register (NMI_SEL)

Register	Offset	R/W	Description	Reset Value
NMI_SEL	INT_BA+0x80	R/W	NMI source interrupt select control register	0x0000_0000

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
	Reserved							
7	6	5	4	3	2	1	0	
Reserved			NMI_SEL[4:0]					

Bits	Descriptions					
[31:5]	Reserved	Reserved				
[4:0]	NMI_SEL	The NMI interrupt to Cortex-M0 can be selected from one of the interrupt[31:0] The NMI_SEL bit[4:0] used to select the NMI interrupt source				

nuvoTon

MCU Interrupt Request Source Register (MCU_IRQ)

	Register	Offset	R/W	Description	Reset Value
Ĭ	MCU_IRQ	INT_BA+0x84	R/W	MCU Interrupt Request Source Register	0x0000_0000

31	30	29	28	27	26	25	24	
	MCU_IRQ[31:24]							
23	22	21	20	19	18	17	16	
			MCU_IR	Q[23:16]				
15	14	13	12	11	10	9	8	
	MCU_IRQ[15:8]							
7	6	5	4	3	2	1	0	
MCU_IRQ[7:0]								

Bits	Descriptions	
[31:0]	MCU_IRQ	MCU IRQ Source Register The MCU_IRQ collects all the interrupts from the peripherals and generates the synchronous interrupt to Cortex-M0 core. There are two modes to generate interrupt to Cortex-M0, the normal mode and test mode. The MCU_IRQ collects all interrupts from each peripheral and synchronizes them then interrupts the Cortex-M0. When the MCU_IRQ[n] is "0": Set MCU_IRQ[n] "1" will generate an interrupt to Cortex_M0 NVIC[n]. When the MCU_IRQ[n] is "1" (mean an interrupt is assert), set 1 to the MCU_bit[n] will clear the interrupt and set MCU_IRQ[n] "0": no any effect



6.2.9 System Controller Registers Map

Cortex-M0 status and operating mode control are managed by System Control Registers. Including CPUID, Cortex-M0 interrupt priority and Cortex-M0power management can be controlled through these system control register

For more detailed information, please refer to the documents "ARM® Cortex™-M0 Technical Reference Manual" and "ARM® v6-M Architecture Reference Manual".

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value			
SCS_BA = 0x	SCS_BA = 0xE000_E000						
CPUID	SCS_BA+0xD00	R	CPUID Base Register	0x410CC200			
ICSR	SCS_BA+0xD04	R/W	Interrupt Control and State Register	0x0000_0000			
AIRCR	SCS_BA+ 0xD0C	R/W	Application Interrupt and Reset Control Register	0xFA05_0000			
SCR	SCS_BA+ 0xD10	R/W	System Control Register	0x0000_0000			
SHPR2	SCS_BA+ 0xD1C	R/W	System Handler Priority Register 2	0x0000_0000			
SHPR3	SCS_BA+ 0xD20	R/W	System Handler Priority Register 3	0x0000_0000			

nuvoTon

CPUID Base Register (CPUID)

Register	Offset	R/W	Description	Reset Value
CPUID	SCS_BA+0xD00	R	CPUID Register	0x410CC200

31	30	29	28	27	26	25	24	
	IMPLEMENTER[7:0]							
23	22	21	20	19	18	17	16	
	Reserved				PART[3:0]			
15	14	13	12	11	10	9	8	
			PARTN	O[11:4]				
7	6	5	4	3	2	1	0	
PARTNO[3:0]					REVISI	ON[3:0]		

Bits	Descriptions					
[31:24]	IMPLEMENTER	Implementer code assigned by ARM. (ARM = 0x41)				
[23:20]	Reserved	Reserved				
[19:16]	PART	Reads as 0xC for ARMv6-M parts				
[15:4]	PARTNO	Reads as 0xC20.				
[3:0]	REVISION	Reads as 0x0				

nuvoTon

Interrupt Control State Register (ICSR)

Register	Offset	R/W	Description	Reset Value
ICSR	SCS_BA+0xD04	R/W	Interrupt Control and State Register	0x00000000

31	30	29	28	27	26	25	24	
NMIPENDSE T	Reserved		PENDSVSET	PENDSVCLR	PENDSTSET	PENDSTCLR	Reserved	
23	22	21	20	19	18	17	16	
ISRPREEMP T	ISRPENDIN G		Rese	erved		VECTPENDING[5:4]		
15	14	13	12	11	10	9	8	
	VECTPENDING[3:0]				Reserved			
7	6	5	4	3	2	1	0	
Reserved				VECTAC	TIVE[5:0]			

Bits	Descriptions	Descriptions			
[31]	NMIPENDSET	NMI set-pending bit Write: 0 = no effect 1 = changes NMI exception state to pending. Read: 0 = NMI exception is not pending 1 = NMI exception is pending. Because NMI is the highest-priority exception, normally the processor enters the NMI exception handler as soon as it detects a write of 1 to this bit. Entering the handler then clears this bit to 0. This means a read of this bit by the NMI exception handler returns 1 only if the NMI signal is reasserted while the processor is executing that handler.			
[30:29]	Reserved	Reserved			

nuvoTon

		PendSV set-pending bit.
		Write:
		0 = no effect
		1 = changes PendSV exception state to pending.
[28]	PENDSVSET	Read:
		0 = PendSV exception is not pending
		1 = PendSV exception is pending.
		Writing 1 to this bit is the only way to set the PendSV exception state to pending.
		PendSV clear-pending bit.
		Write:
[27]	PENDSVCLR	0 = no effect
		1 = removes the pending state from the PendSV exception.
		This is a write only bit.
		SysTick exception set-pending bit.
		Write:
		0 = no effect
[26]	PENDSTSET	1 = changes SysTick exception state to pending.
		Read:
		0 = SysTick exception is not pending
		1 = SysTick exception is pending.
		SysTick exception clear-pending bit.
		Write:
[25]	PENDSTCLR	0 = no effect
		1 = removes the pending state from the SysTick exception.
		This is a write only bit. On a register read its value is Unknown.
[24]	Reserved	Reserved
[23]	ISRPREEMPT	If set, a pending exception will be serviced on exit from the debug halt state.
[ISKERELIVIE	This is a read only bit.
		Interrupt pending flag, excluding NMI and Faults:
[22]	ISRPENDING	0 = interrupt not pending



		1 = interrupt pending. This is a read only bit.
[21:18]	Reserved	Reserved
		Indicates the exception number of the highest priority pending enabled exception:
[17:12]	VECTPENDING	0 = no pending exceptions
		Nonzero = the exception number of the highest priority pending enabled exception.
[11:6]	Reserved	Reserved
		Contains the active exception number
[5:0]	VECTACTIVE	0 = Thread mode
		Nonzero = The exception number of the currently active exception.

Application Interrupt and Reset Control Register (AIRCR)

Register	Offset	R/W	Description	Reset Value
AIRCR	SCS_BA+0xD0C	R/W	Application Interrupt and Reset Control Register	0xFA05_0000

31	30	29	28	27	26	25	24		
VECTORKEY[15:8]									
23	22	21	20	19	18	17	16		
			VECTOR	KEY[7:0]					
15	14	13	12	11	10	9	8		
			Rese	erved					
7	6	5	4	3	2	1	0		
		Reserved	SYSRESET REQ	VECTCLKA CTIVE	Reserved				

Bits	Descriptions	
[31:16]	VECTORKEY	When write this register, this field should be 0x05FA, otherwise the write action will

nuvoTon

		be unpredictable.
[15:3]	Reserved	Reserved
[2]	SYSRESETREQ	Writing this bit 1 will cause a reset signal to be asserted to the chip to indicate a reset is requested. The bit is a write only bit and self-clears as part of the reset sequence.
[1]	VECTCLRACTIVE	Set this bit to 1 will clears all active state information for fixed and configurable exceptions. The bit is a write only bit and can only be written when the core is halted. Note: It is the debugger's responsibility to re-initialize the stack.
[0]	Reserved	Reserved

- 95 -

nuvoTon

System Control Register (SCR)

Register	Offset	R/W	Description	Reset Value
SCR	SCS_BA+0xD10	R/W	System Control Register	0x00000000

31	30	29	28	27	26	25	24				
	Reserved										
23	22	21	20	19	18	17	16				
			Rese	erved							
15	14	13	12	11	10	9	8				
			Rese	erved							
7	6	5	4	3	2	1	0				
	Reserved		SEVONPEN D	Reserved	SLEEPDEEP	SLEEPONEX IT	Reserved				

Bits	Descriptions	
[31:5]	Reserved	Reserved
		Send Event on Pending bit:
[4]		0 = only enabled interrupts or events can wakeup the processor, disabled interrupts are excluded
	SEVONPEND	1 = enabled events and all interrupts, including disabled interrupts, can wakeup the processor.
		When an event or interrupt enters pending state, the event signal wakes up the processor from WFE. If the processor is not waiting for an event, the event is registered and affects the next WFE.
		The processor also wakes up on execution of an SEV instruction or an external event.
[3]	Reserved	Reserved
		Controls whether the processor uses sleep or deep sleep as its low power mode:
[2]	SLEEPDEEP	0 = sleep
		1 = deep sleep

- 96 -



[1]	SLEEPONEXIT	Indicates sleep-on-exit when returning from Handler mode to Thread mode: 0 = do not sleep when returning to Thread mode. 1 = enter sleep, or deep sleep, on return from an ISR to Thread mode. Setting this bit to 1 enables an interrupt driven application to avoid returning to an empty main application.
[0]	Reserved	Reserved

- 97 -

nuvoTon

System Handler Priority Register 2 (SHPR2)

Register	Offset	R/W	Description	Reset Value
SHPR2	SCS_BA+0xD1C	R/W	System Handler Priority Register 2	0x00000000

31	30	29	28	27	26	25	24	
PRI	_11			Rese	erved			
23	22	21	20	19	18	17	16	
			Rese	erved				
15	14	13	12	11	10	9	8	
			Rese	erved				
7	6	5	4	3	2	1	0	
	Reserved							

Bits	Descriptions	
[31:30]	PRI_11	Priority of system handler 11 – SVCall "0" denotes the highest priority and "3" denotes lowest priority

nuvoTon

System Handler Priority Register 3 (SHPR3)

Register	Offset	R/W	Description	Reset Value
SHPR3	SCS_BA+0xD20	R/W	System Handler Priority Register 3	0x00000000

31	30	29	28	27	26	25	24
PRI_15		Reserved					
23	22	21	20	19	18	17	16
PRI_14		Reserved					
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved							

Bits	Descriptions	
[31:30]	PRI_15	Priority of system handler 15 – SysTick "0" denotes the highest priority and "3" denotes lowest priority
[23:22]	PRI_14	Priority of system handler 14 – PendSV "0" denotes the highest priority and "3" denotes lowest priority



6.3 Clock Controller

6.3.1 Overview

The clock controller generates the clocks for the whole chip, including system clocks and all peripheral clocks. The clock controller also implements the power control function with the individually clock ON/OFF control, clock source selection and clock divider. The chip will not enter power down mode until CPU sets the power down enable bit (PWR_DOWN_EN) and Cortex-M0 core executes the WFI instruction. After that, chip enters power down mode and wait for wake-up interrupt source triggered to leave power down mode. In the power down mode, the clock controller turns off the external 4~24 MHz high speed crystal and internal 22.1184 MHz high speed oscillator to reduce the overall system power consumption.

6.3.2 Clock Generator Block Diagram

The clock generator consists of 4 sources which list below:

- One external 4~24 MHz high speed crystal
- One internal 22.1184 MHz high speed oscillator
- One programmable PLL FOUT(PLL source consists of external 4~24 MHz high speed crystal and internal 22.1184 MHz high speed oscillator)
- One internal 10 kHz low speed oscillator

- 100 -

nuvoton




Figure 6-3 Whole Chip Clock generator block diagram

nuvoTon




Figure 6-4 Clock generator block diagram



6.3.3 System Clock and SysTick Clock

The system clock has 4 clock sources which were generated from clock generator block. The clock source switch depends on the register HCLK_S(CLKSEL0[2:0]). The block diagram is shown in the Figure 6-5.




Figure 6-5 System Clock Block Diagram

The clock source of SysTick in Cortex-M0 core can use CPU clock or external clock (SYST_CSR[2]). If using external clock, the SysTick clock (STCLK) has 4 clock sources. The clock source switch depends on the setting of the register STCLK_S (CLKSEL0[5:3]. The block diagram is shown in the Figure 6-6.




Figure 6-6 SysTick clock Control Block Diagram

nuvoTon

6.3.4 AHB Clock Source Select




Figure 6-7 AHB Clock Source for HCLK



6.3.5 Peripherals Clock Source Select

The peripherals clock had different clock source switch setting which depends on the different peripheral. Please refer the CLKSEL1 and APBCLK register description in chapter 6.3.9.




Figure 6-8 Peripherals Clock Source Select for PCLK



6.3.6 Power Down Mode Clock

When chip enter into power down mode, most of clock sources, peripheral clocks and system clock will be disabled. Some of clock sources and peripherals clock are still active in power down mode.

For theses clocks which still keep active list below:

Clock Generator

■ Internal 10 kHz low speed oscillator clock

Peripherals Clock (When these IP adopt internal 10 kHz low speed oscillator as clock source)

- 106 -



6.3.7 Frequency Divider Output

This device is equipped a power-of-2 frequency divider which is composed by16 chained divide-by-2 shift registers. One of the 16 shift register outputs selected by a sixteen to one multiplexer is reflected to P3.6. Therefore there are 16 options of power-of-2 divided clocks with the frequency from $F_{in}/2^{1}$ to $F_{in}/2^{17}$ where Fin is input clock frequency to the clock divider.

The output formula is $F_{out} = F_{in}/2^{(N+1)}$, where F_{in} is the input clock frequency, F_{out} is the clock divider output frequency and N is the 4-bit value in FREQDIV.FSEL[3:0].

When write 1 to DIVIDER_EN (FRQDIV[4]), the chained counter starts to count. When write 0 to DIVIDER_EN (FRQDIV[4]), the chained counter continuously runs till divided clock reaches low state and stay in low state.




Figure 6-9 Clock Source of Frequency Divider




Figure 6-10 Block Diagram of Frequency Divider

- 107 -

Publication Release Date: May. 04, 2011 Revision V2.00



6.3.8 Clock Controller Registers Map

R: read only, W: write only

Register	Offset	R/W	Description	Reset Value
PWRCON	CLK_BA+0x00	R/W	System Power Down Control Register	0x0000_001X
AHBCLK	CLK_BA+0x04	R/W	AHB Devices Clock Enable Control Register	0x0000_000D
APBCLK	CLK_BA+0x08	R/W	APB Devices Clock Enable Control Register	0x0000_000X
CLKSTATUS	CLK_BA+0x0C	R/W	Clock status monitor Register	0x0000_00XX
CLKSEL0	CLK_BA+0x10	R/W	Clock Source Select Control Register 0	0x0000_003X
CLKSEL1	CLK_BA+0x14	R/W	Clock Source Select Control Register 1	0xFFFF_FFFX
CLKSEL2	CLK_BA+0x1C	R/W	Clock Source Select Control Register 2	0x0000_00FF
CLKDIV	CLK_BA+0x18	R/W	Clock Divider Number Register	0x0000_0000
PLLCON	CLK_BA+0x20	R/W	PLL Control Register	0x0005_C22E
FRQDIV	CLK_BA+0x24	R/W	Frequency Divider Control Register	0x0000_0000



6.3.9 Clock Controller Registers Description

Power Down Control Register (PWRCON)

Register	Offset	R/W	Description	Reset Value
PWRCON	CLK_BA+0x00	R/W	System Power Down Control Register	0x0000_001X

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved						PD_WAIT_C PU	
7	6	5	4	3	2	1	0
PWR_DOWN _EN	PD_WU_STS	PD_WU_INT _EN	PD_WU_DLY	OSC10K_EN	OSC22M_EN	Reserved	XTL12M_EN

Bits	Descriptions	
[31:9]	Reserved	Reserve
		This Bit Control the Power Down Entry Condition (write-protection bit)
[8]	PD_WAIT_CPU	1 = Chip enter power down mode when the both PD_WAIT_CPU and PWR_DOWN_EN bits are set to 1 and CPU run WFI instruction.
		0 = Chip entry power down mode when the PWR_DOWN_EN bit is set to 1
		System Power Down Enable Bit (write-protection bit)
		When this bit is set to 1, the chip power down mode is enabled and chip power down behavior will depends on the PD_WAIT_CPU bit
[7]	PWR_DOWN_EN	(a) If the PD_WAIT_CPU is 0, then the chip enters power down mode immediately after the PWR_DOWN_EN bit set.
		(b) if the PD_WAIT_CPU is 1, then the chip keeps active till the CPU sleep mode is also active and then the chip enters power down mode
		When chip wakes up from power down mode, this bit is auto cleared. Users need to set this bit again for next power down.

- 109 -

nuvoTon

[0]	XTL12M_EN	The bit default value is set by flash controller user configuration register config0 [26:24]. When the default clock source is from external 4~24 MHz high speed crystal, this bit is set to 1 automatically.
		External 4~24 MHz High Speed Crystal enable (write-protected)
[1]	Reserved	Reserve
		0 = Internal 22.1184 MHz high speed oscillator disable
[2]	OSC22M_EN	1 = Internal 22.1184 MHz high speed oscillator enable
		Internal 22.1184 MHz High Speed Oscillator enable (write-protected)
		0 = Internal 10 kHz low speed oscillator disable
[3]	OSC10K_EN	1 = Internal 10 kHz low speed oscillator enable
		Internal 10 kHz Low Speed Oscillator enable (write-protected)
		0 = Disable clock cycles delay
	PD_WU_DLY	1 = Enable clock cycles delay
		MHz high speed crystal, and 256 clock cycles when chip work at internal 22.1184 MHz high speed oscillator.
[4]		The delayed clock cycle is 4096 clock cycles when chip work at external 4~24
		When the chip wakes up from power down mode, the clock control will delay certain clock cycles to wait system clock stable.
		Enable the wake up delay counter. (write-protected)
		The interrupt will occur when both PD_WU_STS and PD_WU_INT_EN are high.
		1 = Enable. The interrupt will occur when power down mode wake-up.
[5]	PD_WU_INT_EN	0 = Disable
		Power down mode wake Up Interrupt Enable (write-protected)
		Note: This bit is working only if PD_WU_INT_EN (PWRCON[5]) set to 1.
		Write 1 to clear this bit to zero.
[6]	PD_WU_STS	The flag is set if the GPIO(P0~P4), and UART wakeup
		Set by "power down wake up", it indicates that resume from power down mode"
		Chip power down wake up status flag
		0 = Chip operating normally or chip in idle mode because of WFI command
		1 = Chip enter the power down mode instant or wait CPU sleep command WFI
		When in power down mode, the PLL and system clock are disabled, and ignored the clock source selection. The clocks of peripheral are not controlled by power down mode, if the peripheral clock source is from internal 10 kHz low speed oscillator.
		When in power down mode, external $4\sim24$ MHz high speed crystal and the internal 22.1184 MHz high speed oscillator will be disabled in this mode, but the internal 10 kHz low speed oscillator are not controlled by power down mode.

- 110 -

Publication Release Date: May. 04, 2011 Revision V2.00



1		4 Februard 4 O4 Mile bish around an object on ability
		1 = External 4~24 MHz high speed crystal enable
		0 = External 4~24 MHz high speed crystal disable

Publication Release Date: May. 04, 2011 Revision V2.00

- 111 -



Register Instruction Mode	PWR_DOWN_EN	PD_WAIT_CPU	CPU run WFE/WFI instruction	Clock Gating
Normal operation	0	0	NO	All clocks are disabled by control register
Idle mode (CPU entry sleep mode)	0	0	YES	Only CPU clock is disabled
Power down mode	1	0	NO	Most clocks are disabled except 10 kHz. And only WDT peripheral clock is still active.
Power down mode (CPU entry deep sleep mode)	1	1	YES	Most clocks are disabled except 10 kHz. And only WDT peripheral clock is still active.

Table 6-5 Power Down Mode Control Table

- 112 -



AHB Devices Clock Enable Control Register (AHBCLK)

These bits for AHBCLK register are used to enable/disable system and AHB engine clock.

Re	egister	Offset	R/W	Description	Reset Value
AH	BCLK	CLK_BA+0x04	R/W	AHB Devices Clock Enable Control Register	0x0000_000D

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
	Reserved							
7	6	5	4	3	2	1	0	
Reserved				EBI_EN	ISP_EN	Reserved	Reserved	

Bits	Descriptions	Descriptions				
[31:4]	Reserved	Reserved				
[3]	EBI_EN	EBI Controller Clock Enable Control. 1 = Enable the EBI controller clock. 0 = Disable the EBI controller clock.				
[2]	ISP_EN	Flash ISP Controller Clock Enable Control. 1 = To enable the Flash ISP controller clock. 0 = To disable the Flash ISP controller clock.				
[1:0]	Reserved	Reserve				

- 113 -



APB Devices Clock Enable Control Register (APBCLK)

These bits of APBCLK register are used to enable/disable clock for APB engine and peripherals.

Register	Offset	R/W	Description	Reset Value
APBCLK	CLK_BA+0x08	R/W	APB Devices Clock Enable Control Register	0x0000_000X

31	30	29	28	27	26	25	24
Reserved			ADC_EN		Rese	erved	
23	22	21	20	19	18	17	16
PWM67_EN	PWM45_EN	PWM23_EN	PWM01_EN	Rese	erved	UART1_EN	UART0_EN
15	14	13	12	11	10	9	8
Rese	erved	SPI1_EN	SPI0_EN		Reserved		I2C_EN
7	6	5	4	3	2	1	0
Reserved	FDIV_EN	TMR3_EN	TMR2_EN	TMR1_EN	TMR0_EN	Reserved	WDT_EN

Bits	Descriptions	escriptions					
[31:29]	Reserved	served Reserved					
[28]	ADC_EN	Analog-Digital-Converter (ADC) Clock Enable 1 = Enable ADC clock 0 = Disable ADC clock					
[27:24]	Reserved	Reserved					
[23]	PWM67_EN	PWM_67 Clock Enable 1 = Enable PWM67 clock 0 = Disable PWM67 clock					
[22]	PWM45_EN	PWM_45 Clock Enable 1 = Enable PWM45 clock 0 = Disable PWM45 clock					

- 114 -

Publication Release Date: May. 04, 2011 Revision V2.00



		PWM_23 Clock Enable
[21]	PWM23_EN	1 = Enable PWM23 clock
		0 = Disable PWM23 clock
		PWM_01 Clock Enable
[20]	PWM01_EN	1 = Enable PWM01 clock
		0 = Disable PWM01 clock
[19:18]	Reserved	Reserved
		UART1 Clock Enable
[17]	UART1_EN	1 = Enable UART1 clock
		0 = Disable UART1 clock
		UART0 Clock Enable
[16]	UARTO_EN	1 = Enable UART0 clock
		0 = Disable UART0 clock
[15:14]	Reserved	Reserved
		SPI1 Clock Enable
[13]	SPI1_EN	1 = Enable SPI1 Clock
		0 = Disable SPI1 Clock
		SPI0 Clock Enable
[12]	SPI0_EN	1 = Enable SPI0 Clock
		0 = Disable SPI0 Clock
[11:9]	Reserved	Reserved
		I ² C Clock Enable
[8]	I2C_EN	1 = Enable I ² C Clock
		0 = Disable I ² C Clock
[7]	Reserved	Reserved
		Clock Divider Clock Enable
[6]	FDIV_EN	1 = Enable FDIV Clock
		0 = Disable FDIV Clock

- 115 -

nuvoTon

[5]	TMR3_EN	Timer3 Clock Enable 1 = Enable Timer3 Clock 0 = Disable Timer3 Clock
[4]	TMR2_EN	Timer2 Clock Enable 1 = Enable Timer2 Clock 0 = Disable Timer2 Clock
[3]	TMR1_EN	Timer1 Clock Enable 1 = Enable Timer1 Clock 0 = Disable Timer1 Clock
[2]	TMR0_EN	Timer0 Clock Enable 1 = Enable Timer0 Clock 0 = Disable Timer0 Clock
[1]	Reserved	Reserved
[0]	WDT_EN	Watchdog Timer Clock Enable. This bit is the protected bit. It means programming this needs to write "59h", "16h", "88h" to address 0x5000_0100 to disable register protection. Reference the register REGWRPROT at address GCR_BA+0x100. 1 = Enable Watchdog Timer Clock 0 = Disable Watchdog Timer Clock



Clock status Register (CLKSTATUS)

These bits of this register are used to monitor if the chip clock source stable or not, and if clock switching failed.

Register	Offset	R/W	Description	Reset Value
CLKSTATUS	CLK_BA+0x0C	R/W	Clock status monitor Register	0x0000_00XX

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
			Rese	rved					
7	6	5	4	3	2	1	0		
CLK_SW_FAIL	SW_FAIL Reserved			OSC10K_STB	PLL_STB	Reserved	XTL12M_STB		

Bits	Descriptions	
[31:8]	Reserved	-
[7]	CLK_SW_FAIL	Clock Switch Fail Flag 1 = Clock switch if fail 0 = Clock switch if success This bit will be set when target switch clock source is not stable. Write 1 to clear this bit to zero.
[6:5]	Reserved	-
[4]	OSC22M_STB	Internal 22.1184 MHz High Speed Clock Source Stable Flag (Read Only) 1 = Internal 22.1184 MHz high speed oscillator clock is stable 0 = Internal 22.1184 MHz high speed oscillator clock is not stable or disable

- 117 -

nuvoTon

[3]	OSC10K_STB	Internal 10 kHz Low Speed Clock Source Stable Flag (Read Only) 1 = Internal 10 kHz low speed oscillator clock is stable 0 = Internal 10 kHz low speed oscillator clock is not stable or disable
[2]	PLL_STB	PLL Clock Source Stable Flag (Read Only) 1 = PLL clock is stable 0 = PLL clock is not stable or disable
[1]	Reserved	-
[0]	XTL12M_STB	External 4~24 MHz High Speed Crystal Clock Source Stable Flag (Read Only) 1 = External 4~24 MHz high speed crystal clock is stable 0 = External 4~24 MHz high speed crystal clock is not stable or disable

Publication Release Date: May. 04, 2011 Revision V2.00

- 118 -

nuvoTon

Clock Source Select Control Register 0 (CLKSEL0)

Register	Offset	R/W	Description	Reset Value
CLKSEL0	CLK_BA+0x10	R/W	Clock Source Select Control Register 0	0x0000_003X

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
			Rese	erved					
15	14	13	12	11	10	9	8		
			Rese	erved					
7	6	5	4	3	2	1	0		
Reserved			STCLK_S			HCLK_S			

Bits	Descriptions	
[31:6]	Reserved	Reserved
[5:3]	STCLK_S	MCU Cortex_M0 SysTick clock source select. This bit is the protected bit. It means programming this needs to write "59h", "16h", "88h" to address 0x5000_0100 to disable register protection. Reference the register REGWRPROT at address GCR_BA+0x100. 000 = Clock source from external 4~24 MHz high speed crystal clock 001 = Reserved 010 = Clock source from external 4~24 MHz high speed crystal clock/2 011 = Clock source from HCLK/2 1xx = Clock source from internal 22.1184 MHz high speed oscillator clock/2
[2:0]	HCLK_S	HCLK clock source select. Note: 1. Before clock switching, the related clock sources (both pre-select and new-select) must be turn on

- 119 -

Publication Release Date: May. 04, 2011 Revision V2.00

nuvoTon

	 The 3-bit default value is reloaded from the value of CFOSC (<u>Config0[</u>26:24]) in user configuration register of Flash controller by any reset. Therefore the default value is either 000b or 111b.
	 These bits are protected bit, It means programming this bit needs to write "59h", "16h", "88h" to address 0x5000_0100 to disable register protection. Reference the register REGWRPROT at address GCR_BA+0x100.
	000 = Clock source from external 4~24 MHz high speed crystal clock
	001 = Reserved
	010 = Clock source from PLL clock
	011 = Clock source from internal 10 kHz low speed oscillator clock
	1xx = Clock source from internal 22.1184 MHz high speed oscillator clock



Clock Source Select Control Register 1 (CLKSEL1)

Before clock switching the related clock sources (current and new) must be turned on.

Register	Offset	R/W	Description	Reset Value
CLKSEL1	CLK_BA+0x14	R/W	Clock Source Select Control Register 1	0xFFFF_FFFX

31	30	29	28	27	26	25	24
PWM23_S		PWM01_S		Reserved		UART_S	
23	22	21	20	19	18	17	16
Reserved	TMR3_S			Reserved	TMR2_S		
15	14	13	12	11	10	9	8
Reserved		TMR1_S		Reserved		TMR0_S	
7	6	5	4	3	2	1	0
Reserved				AD	C_S	WD	T_S

Bits	Descriptions	
[31:30]	PWM23_S	PWM2 and PWM3 clock source select. PWM2 and PWM3 uses the same Engine clock source, both of them use the same prescalar 00 = Clock source from external 4~24 MHz high speed crystal clock 01 = Reserved 10 = Clock source from HCLK 11 = Clock source from internal 22.1184 MHz high speed oscillator clock
[29:28]	PWM01_S	PWM0 and PWM1 clock source select. PWM0 and PWM1 uses the same Engine clock source, both of them use the same prescalar 00 = Clock source from external 4~24 MHz high speed crystal clock 01 = Reserved

nuvoTon

10 = Clock source from HCLK 11 = Clock source from internal 22.1184 MHz high speed oscillator clock 127:26 Reserved Reserved Reserved 128:24 UART_S UART_S UART_S UART_S UART_S 129:24 UART_S UART_S UART_S UART_S 129:24 UART_S UART_S UART_S UART_S 129:24 UART_S UART_S UART_S UART_S 129:25 Reserved Reserved UART_S UART_S 129:26 Reserved Reserved UART_S UART_S 129:26 TMR3_S UART_S UART_S UART_S 129:27 UART_S UART_S UART_S UART_S 129:28 UART_S UART_S UART_S UART_S 129:29 UART_S UART_S UART_S UART_S UART_S 129:29 UART_S UART_S UART_S UART_S 129:29 UART_S UART_S UART_S UART_S UART_S 129:29:29 UART_S UART_S UART_S UART_S UART_S 129:29:29 UART_S					
[27:26] Reserved Reserved	th annual agaillator algels				
UART clock source select. 00 = Clock source from external 4~24 MHz high speed crystal clock 01 = Clock source from PLL clock 1x = Clock source from internal 22.1184 MHz high speed oscillator clock 1x = Clock source from internal 22.1184 MHz high speed oscillator clock 1x = Clock source from external 4~24 MHz high speed crystal clock 000 = Clock source from external 4~24 MHz high speed crystal clock 001 = Reserved 010 = Clock source from HCLK 011 = Reserved 1xx = Clock source from internal 22.1184 MHz high speed oscillator clock 19 Reserved Reserved Reserved 1xx = Clock source from external 4~24 MHz high speed crystal clock 001 = Reserved 010 = Clock source from HCLK 011 = Reserved 1xx = Clock source from internal 22.1184 MHz high speed oscillator clock 15 Reserved Reserved 1xx = Clock source from internal 22.1184 MHz high speed oscillator clock 15 Reserved Reserved TIMER1 clock source from external 4~24 MHz high speed crystal clock 001 = Reserved 010 = Clock source from external 4~24 MHz high speed crystal clock 001 = Reserved 010 = Clock source from external 4~24 MHz high speed crystal clock 001 = Reserved 010 = Clock source from external 4~24 MHz high speed crystal clock 001 = Reserved 010 = Clock source from HCLK 011 = Reserved 010 = Clock source from HCLK 011 = Reserved 010 = Clock source from HCLK 011 = Reserved 010 = Clock source from HCLK 011 = Reserved 010 = Clock source from HCLK 011 = Reserved 010 = Clock source from HCLK 011 = Reserved 010 = Clock source from HCLK 011 = Reserved 010 = Clock source from HCLK 011 = Reserved 010 = Clock source from HCLK 011 = Reserved 010 = Clock source from HCLK 011 = Reserved 010 = Clock source from HCLK 011 = Reserved 010 = Clock source from HCLK 011 = Reserved 010 = Clock source from HCLK 011 = Reserved 010 = Clock source from HCLK 011 = Reserved 010 = Clock source from HCLK 011 = Reserved 010 = Clock source from HCLK 011 = Reserved	n speed oscillator clock				
25:24 UART_S		[27:26] Reserved			
25:24 UART_S					
01 = Clock source from PLL clock 1x = Clock source from internal 22.1184 MHz high speed oscillator clock 1x = Clock source from internal 22.1184 MHz high speed oscillator clock 1	speed crystal clock	[25·24] IIAPT S			
[23] Reserved Reserved TIMER3 clock source select. 000 = Clock source from external 4~24 MHz high speed crystal clock 001 = Reserved 010 = Clock source from HCLK 011 = Reserved 1xx = Clock source from internal 22.1184 MHz high speed oscillator clock [19] Reserved Reserved TIMER2 clock source select. 000 = Clock source from external 4~24 MHz high speed crystal clock 001 = Reserved 010 = Clock source from HCLK 011 = Reserved 1xx = Clock source from HCLK 011 = Reserved 1xx = Clock source from internal 22.1184 MHz high speed oscillator clock [15] Reserved Reserved TIMER1 clock source from external 4~24 MHz high speed oscillator clock 001 = Reserved TIMER1 clock source from external 4~24 MHz high speed crystal clock 001 = Reserved TIMER1 clock source from external 4~24 MHz high speed crystal clock 001 = Reserved 100 = Clock source from external 4~24 MHz high speed crystal clock 001 = Reserved 010 = Clock source from external 4~24 MHz high speed crystal clock 001 = Reserved 010 = Clock source from external 4~24 MHz high speed crystal clock 001 = Reserved 010 = Clock source from external 4~24 MHz high speed crystal clock 011 = Reserved		[20.24] UA IX1_ 3			
TIMER3 clock source select. 000 = Clock source from external 4~24 MHz high speed crystal clock 001 = Reserved 010 = Clock source from HCLK 011 = Reserved 1xx = Clock source from internal 22.1184 MHz high speed oscillator clock [19] Reserved Reserved TIMER2 clock source select. 000 = Clock source from external 4~24 MHz high speed crystal clock 001 = Reserved 010 = Clock source from HCLK 011 = Reserved 1xx = Clock source from internal 22.1184 MHz high speed oscillator clock [15] Reserved Reserved TIMER1 clock source from internal 22.1184 MHz high speed oscillator clock 001 = Reserved TIMER1 clock source select. 000 = Clock source from external 4~24 MHz high speed crystal clock 001 = Reserved 010 = Clock source from external 4~24 MHz high speed crystal clock 001 = Reserved 010 = Clock source from external 4~24 MHz high speed crystal clock 001 = Reserved	h speed oscillator clock				
TMR3_S	served				
TMR3_S					
[22:20] TMR3_S 010 = Clock source from HCLK 011 = Reserved 1xx = Clock source from internal 22.1184 MHz high speed oscillator clock [19] Reserved Reserved TIMER2 clock source select. 000 = Clock source from external 4~24 MHz high speed crystal clock 001 = Reserved 010 = Clock source from HCLK 011 = Reserved 1xx = Clock source from internal 22.1184 MHz high speed oscillator clock [15] Reserved Reserved TIMER1 clock source select. 000 = Clock source from external 4~24 MHz high speed crystal clock 001 = Reserved TIMER1 clock source from external 4~24 MHz high speed crystal clock 001 = Reserved 010 = Clock source from external 4~24 MHz high speed crystal clock 001 = Reserved 011 = Reserved	speed crystal clock				
1010 = Clock source from HCLK 011 = Reserved 1xx = Clock source from internal 22.1184 MHz high speed oscillator clock		[22:20] TMP3 S			
1xx = Clock source from internal 22.1184 MHz high speed oscillator clock [19] Reserved Reserved		[22.20] TWK3_3			
[19] Reserved Reserved TIMER2 clock source select. 000 = Clock source from external 4~24 MHz high speed crystal clock 001 = Reserved 010 = Clock source from HCLK 011 = Reserved 1xx = Clock source from internal 22.1184 MHz high speed oscillator clock [15] Reserved Reserved TIMER1 clock source select. 000 = Clock source from external 4~24 MHz high speed crystal clock 001 = Reserved 114:12] TMR1_S TMR1_S TMR1_S TIMER1 clock source from external 4~24 MHz high speed crystal clock 001 = Reserved 010 = Clock source from HCLK 011 = Reserved					
TIMER2 clock source select. 000 = Clock source from external 4~24 MHz high speed crystal clock 001 = Reserved 010 = Clock source from HCLK 011 = Reserved 1xx = Clock source from internal 22.1184 MHz high speed oscillator clock Reserved TIMER1 clock source select. 000 = Clock source from external 4~24 MHz high speed crystal clock 001 = Reserved 14:12] TMR1_S TMR1_S TIMER1 clock source from external 4~24 MHz high speed crystal clock 001 = Reserved 010 = Clock source from HCLK 011 = Reserved	gh speed oscillator clock				
[18:16] TMR2_S TMR3_S TMR3_S TMR3_S TMR3_S TMR4_S TMR4_		[19] Reserved			
[18:16] TMR2_S 001 = Reserved 010 = Clock source from HCLK 011 = Reserved 1xx = Clock source from internal 22.1184 MHz high speed oscillator clock [15] Reserved Reserved TIMER1 clock source select. 000 = Clock source from external 4~24 MHz high speed crystal clock 001 = Reserved 010 = Clock source from HCLK 011 = Reserved					
[18:16] TMR2_S 010 = Clock source from HCLK 011 = Reserved 1xx = Clock source from internal 22.1184 MHz high speed oscillator clock [15] Reserved TIMER1 clock source select. 000 = Clock source from external 4~24 MHz high speed crystal clock 001 = Reserved 010 = Clock source from HCLK 011 = Reserved	speed crystal clock				
1010 = Clock source from HCLK 011 = Reserved 1xx = Clock source from internal 22.1184 MHz high speed oscillator clock 15] Reserved Reserved TIMER1 clock source select. 000 = Clock source from external 4~24 MHz high speed crystal clock 001 = Reserved 010 = Clock source from HCLK 011 = Reserved		[18·16] TMR2 S			
1xx = Clock source from internal 22.1184 MHz high speed oscillator clock Reserved TIMER1 clock source select. 000 = Clock source from external 4~24 MHz high speed crystal clock 001 = Reserved 010 = Clock source from HCLK 011 = Reserved 011 = Reserved 012 = Reserved 013 = Reserved 014 = Reserved 015 = Reserved 015 = Reserved 016 = Reserved 017 = Reserved 018 = Res		[10.10] 11			
[14:12] Reserved Reserved TIMER1 clock source select. 000 = Clock source from external 4~24 MHz high speed crystal clock 001 = Reserved 010 = Clock source from HCLK 011 = Reserved					
TIMER1 clock source select. 000 = Clock source from external 4~24 MHz high speed crystal clock 001 = Reserved 010 = Clock source from HCLK 011 = Reserved	gh speed oscillator clock				
[14:12] TMR1_S 000 = Clock source from external 4~24 MHz high speed crystal clock 001 = Reserved 010 = Clock source from HCLK 011 = Reserved		[15] Reserved			
[14:12] TMR1_S 001 = Reserved 010 = Clock source from HCLK 011 = Reserved					
[14:12] TMR1_S 010 = Clock source from HCLK 011 = Reserved	speed crystal clock				
010 = Clock source from HCLK 011 = Reserved		[44,40] TMD4 C			
		[14:12] IMR1_5			
1xx = Clock source from internal 22.1184 MHz high speed oscillator clock					
	gh speed oscillator clock				
[11] Reserved Reserved		[11] Reserved			
[10:8] TMR0_S TIMER0 clock source select.		[10:8] TMR0_S			

- 122 -

Publication Release Date: May. 04, 2011 Revision V2.00



		000 = Clock source from external 4~24 MHz high speed crystal clock
		001 = Reserved
		010 = Clock source from HCLK
		011 = Reserved
		1xx = Clock source from internal 22.1184 MHz high speed oscillator clock
[7:4]	Reserved	Reserved
		ADC clock source select.
[3:2]	ADC S	00 = Clock source from external 4~24 MHz high speed crystal clock
	ADC_S	01 = Clock source from PLL clock
		1x = Clock source from internal 22.1184 MHz high speed oscillator clock
		WDT clock source select.
		This bit is the protected bit. It means programming this needs to write "59h", "16h", "88h" to address 0x5000_0100 to disable register protection. Reference the register REGWRPROT at address GCR_BA+0x100.
[1:0]	WDT_S	00 = Reserved
		01 = Reserved
		10 = Clock source from HCLK/2048 clock
		11 = Clock source from internal 10 kHz low speed oscillator clock

- 123 -



Clock Source Select Control Register (CLKSEL2)

Before clock switching the related clock sources (pre-select and new-select) must be turned on.

Register	Offset	R/W	Description	Reset Value
CLKSEL2	CLK_BA+0x1C	R/W	Clock Source Select Control Register 2	0x0000_00FF

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
			Rese	erved				
15	14	13	12	11	10	9	8	
			Rese	erved				
7	7 6 5 4 3 2 1 0							
PWM67_S PWM4		45_S	FRQI	DIV_S	Rese	erved		

Bits	Descriptions	
[31:8]	Reserved	Reserved
[7:6]	PWM67_S	PWM6 and PWM7 clock source select PWM6 and PWM7 used the same Engine clock source, both of them use the same prescalar 00 = Clock source from external 4~24 MHz high speed crystal clock 01 = Reserved 10 = Clock source from HCLK 11 = Clock source from internal 22.1184 MHz high speed oscillator clock
[5:4]	PWM45_S	PWM4 and PWM5 clock source select PWM4 and PWM5 used the same Engine clock source, both of them use the same pre- scalar

nuvoTon

		00 = Clock source from external 4~24 MHz high speed crystal clock 01 = Reserved 10 = Clock source from HCLK 11 = Clock source from internal 22.1184 MHz high speed oscillator clock
[3:2]	FRQDIV_S	Clock Divider Clock Source Select 00 = Clock source from external 4~24 MHz high speed crystal clock 01 = Reserved 10 = Clock source from HCLK 11 = Clock source from internal 22.1184 MHz high speed oscillator clock
[1:0]	Reserved	Reserved

- 125 -

nuvoTon

Clock Divider Register (CLKDIV)

Register	Offset	R/W	Description	Reset Value
CLKDIV	CLK_BA+0x18	R/W	Clock Divider Number Register	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
			ADO	C_N					
15	14	13	12	11	10	9	8		
	Reserved				UAR	RT_N			
7	6	5	4	3	2	1	0		
Reserved					HCL	.K_N			

Bits	Descriptions	Descriptions				
[31:24]	Reserved	Reserved				
[23:16]	ADC_N	ADC clock divide number from ADC clock source The ADC clock frequency = (ADC clock source frequency) / (ADC_N + 1)				
[15:12]	Reserved	Reserved				
[11:8]	UART_N	UART clock divide number from UART clock source The UART clock frequency = (UART clock source frequency) / (UART_N + 1)				
[7:4]	Reserved	Reserved				
[3:0]	HCLK_N	HCLK clock divide number from HCLK clock source The HCLK clock frequency = (HCLK clock source frequency) / (HCLK_N + 1)				



PLL Control Register (PLLCON)

The PLL reference clock input is from the external 4~24 MHz high speed crystal clock input or from the internal 22.1184 MHz high speed oscillator. This register is used to control the PLL output frequency and PLL operating mode

Register	Offset	R/W	Description	Reset Value
PLLCON	CLK_BA+0x20	R/W	PLL Control Register	0x0005_C22E

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved				OE	ВР	PD		
15	14	13	12	11	10	9	8		
оит	OUT_DV						FB_DV		
7	6	5	4	3	2	1	0		
	FB_DV								

Bits	Descriptions	Descriptions						
[19]	_	PLL Source Clock Select 1 = PLL source clock from internal 22.1184 MHz high speed oscillator 0 = PLL source clock from external 4~24 MHz high speed crystal						
[18]	OE	PLL OE (FOUT enable) pin Control 0 = PLL FOUT enable 1 = PLL FOUT is fixed low						
[17]	ВР	PLL Bypass Control 0 = PLL is in normal mode (default) 1 = PLL clock output is same as clock input (XTALin)						

- 127 -

nuvoTon

[16]	PD	Power Down Mode. If set the IDLE bit "1" in PWRCON register, the PLL will enter power down mode too 0 = PLL is in normal mode 1 = PLL is in power down mode (default)
[15:14]	OUT_DV	PLL Output Divider Control Pins
[13:9]	IN_DV	PLL Input Divider Control Pins
[8:0]	FB_DV	PLL Feedback Divider Control Pins

- 128 -



PLL Output Clock Frequency Setting

$$FOUT = FIN \times \frac{NF}{NR} \times \frac{1}{NO}$$

Constraint:

- 1. 3.2MHz < FIN < 150MHz
- 2. $800KHz < \frac{FIN}{2*NR} < 8MHz$
- 3. $100 \text{MHz} < \mathit{FCO} = \mathit{FIN} * \frac{\text{NF}}{\text{NR}} < 200 \text{MHz}$, 120 MHz < FCO is preferred .

Symbol	Description
FOUT	Output Clock Frequency
FIN	Input (Reference) Clock Frequency
NR	Input Divider (IN_DV + 2)
NF	Feedback Divider (FB_DV + 2)
NO	OUT_DV="00": NO = 1 OUT_DV="01": NO = 2 OUT_DV="10": NO = 2 OUT_DV="11": NO = 4

Default PLL Frequency Setting:

The default value of PLLCON is 0xC22E.

FIN = 12 MHz

NR = (1+2) = 3

NF = (46+2) = 48

NO = 4

FOUT = 12/4 x 48 x 1/3 = 48 MHz

nuvoTon

Frequency Divider Control Register (FRQDIV)

Register	Offset	R/W	Description	Reset Value
FRQDIV	CLK_BA+ 0x24	R/W	Frequency Divider Control Register	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
			Rese	erved					
15	14	13	12	11	10	9	8		
			Rese	erved					
7 6 5 4				3	2	1	0		
Reserved DIVIDER_EN					FS	EL			

Bits	Descriptions	Descriptions				
[31:5]	Reserved	Reserved				
[4]	DIVIDER_EN	Frequency Divider Enable Bit 0 = Disable Frequency Divider 1 = Enable Frequency Divider				
[3:0]	FSEL	Divider Output Frequency Selection Bits The formula of output frequency is $F_{out} = F_{in}/2^{(N+1)}$, F_{in} is the input clock frequency F_{out} is the frequency of divider output clock N is the 4-bit value of FSEL[3:0].				

- 130 -



6.4 General Purpose I/O

6.4.1 Overview

There are 40 General Purpose I/O pins shared with special feature functions in this MCU. The 40 pins are arranged in 5 ports named with P0, P1, P2, P3 and P4. Each port equips maximum 8 pins. Each one of the 40 pins is independent and has the corresponding register bits to control the pin mode function and data

The I/O type of each of I/O pins can be software configured individually as input, output, opendrain or quasi-bidirectional mode. After reset, the all pins of I/O type stay in quasi-bidirectional mode and port data register Px_DOUT[7:0] resets to 0x000_00FF. Each I/O pin equips a very weakly individual pull-up resistor which is about $110K\Omega \sim 300K\Omega$ for V_{DD} is from 5.0V to 2.5V.

6.4.1.1 Input Mode Explanation

Set Px_PMD(PMDn[1:0]) to 00b the Px[n] pin is in Input mode and the I/O pin is in tri-state(high impedance) without output drive capability. The Px_PIN value reflects the status of the corresponding port pins.

6.4.1.2 Output Mode Explanation

Set $Px_PMD(PMDn[1:0])$ to 01b the Px[n] pin is in Output mode and the I/O pin supports digital output function with source/sink current capability. The bit value in the corresponding bit [n] of Px_DOUT is driven on the pin.




Figure 6-11 Push-Pull Output



6.4.1.3 Open-Drain Mode Explanation

Set Px_PMD(PMDn[1:0]) to 10b the Px[n] pin is in Open-Drain mode and the I/O pin supports digital output function but only with sink current capability, an additional pull-up resister is needed for driving high state. If the bit value in the corresponding bit [n] of Px_DOUT is "0", the pin drive a "low" output on the pin. If the bit value in the corresponding bit [n] of Px_DOUT is "1", the pin output drives high that is controlled by the internal pull-up resistor or the external pull high resistor.




Figure 6-12 Open-Drain Output

6.4.1.4 Quasi-bidirectional Mode Explanation

Set $Px_PMD(PMDn[1:0])$ to 11b the Px[n] pin is in Quasi-bidirectional mode and the I/O pin supports digital output and input function at the same time but the source current is only up to hundreds uA. Before the digital input function is performed the corresponding bit in Px_DOUT must be set to 1. The quasi-bidirectional output is common on the 80C51 and most of its derivatives. If the bit value in the corresponding bit [n] of Px_DOUT is "0", the pin drive a "low" output on the pin. If the bit value in the corresponding bit [n] of Px_DOUT is "1", the pin will check the pin value. If pin value is high, no action takes. If pin state is low, then pin will drive strong high with 2 clock cycles on the pin and then disable the strong output drive and then the pin status is control by internal pull-up resistor. Note that the source current capability in quasi-bidirectional mode is only about 200uA to 30uA for VDD is form 5.0V to 2.5V

nuvoton




Figure 6-13 Quasi-bidirectional I/O Mode



6.4.2 Port 0-4 Controller Registers Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
GP_BA = 0x5000_40	00			
P0_PMD		R/W	P0 Bit Mode Control	0x0000_FFFF
P0_OFFD	GP_BA+0x004	R/W	P0 Bit OFF Digital Enable	0x0000_0000
P0_DOUT	GP_BA+0x008	R/W	P0 Data Output Value	0x0000_00FF
P0_DMASK	GP_BA+0x00C	R/W	P0 Data Output Write Mask	0x0000_0000
P0_PIN	GP_BA+0x010	R	P0 Pin Value	0x0000_00XX
P0_DBEN	GP_BA+0x014	R/W	P0 De-bounce Enable	0x0000_0000
P0_IMD	GP_BA+0x018	R/W	P0 Interrupt Mode Control	0x0000_0000
P0_IEN	GP_BA+0x01C	R/W	P0 Interrupt Enable	0x0000_0000
P0_ISRC	GP_BA+0x020	R/WC	P0 Interrupt Source Flag	0xXXXX_XXXX
P1_PMD	GP_BA+0x040	R/W	P1 Bit Mode Enable	0x0000_FFFF
P1_OFFD	GP_BA+0x044	R/W	P1 Bit OFF Digital Enable	0x0000_0000
P1_DOUT	GP_BA+0x048	R/W	P1 Data Output Value	0x0000_00FF
P1_DMASK	GP_BA+0x04C	R/W	P1 Data Output Write Mask	0x0000_0000
P1_PIN	GP_BA+0x050	R	P1 Pin Value	0x0000_00XX
P1_DBEN	GP_BA+0x054	R/W	P1 De-bounce Enable	0x0000_0000
P1_IMD	GP_BA+0x058	R/W	P1 Interrupt Mode Control	0x0000_0000
P1_IEN	GP_BA+0x05C	R/W	P1 Interrupt Enable	0x0000_0000
P1_ISRC	GP_BA+0x060	R/WC	P1 Interrupt Source Flag	0xXXXX_XXXX
P2_PMD	GP_BA+0x080	R/W	P2 Bit Mode Enable	0x0000_FFFF
P2_OFFD	GP_BA+0x084	R/W	P2 Bit OFF digital Enable	0x0000_0000

nuvoTon

	i			· · · · · · · · · · · · · · · · · · ·
P2_DOUT	GP_BA+0x088	R/W	P2 Data Output Value	0x0000_00FF
P2_DMASK	GP_BA+0x08C	R/W	P2 Data Output Write Mask	0x0000_0000
P2_PIN	GP_BA+0x090	R	P2 Pin Value	0x0000_00XX
P2_DBEN	GP_BA+0x094	R/W	P2 De-bounce Enable	0x0000_0000
P2_IMD	GP_BA+0x098	R/W	P2 Interrupt Mode Control	0x0000_0000
P2_IEN	GP_BA+0x09C	R/W	P2 Interrupt Enable	0x0000_0000
P2_ISRC	GP_BA+0x0A0	R/WC	P2 Interrupt Source Flag	0xXXXX_XXXX
P3_PMD	GP_BA+0x0C0	R/W	P3 Bit Mode Enable	0x0000_FFFF
P3_OFFD	GP_BA+0x0C4	R/W	P3 Bit OFF Digital Enable	0x0000_0000
P3_DOUT	GP_BA+0x0C8	R/W	P3 Data Output Value	0x0000_00FF
P3_DMASK	GP_BA+0x0CC	R/W	P3 Data Output Write Mask	0x0000_0000
P3_PIN	GP_BA+0x0D0	R	P3 Pin Value	0x0000_00XX
P3_DBEN	GP_BA+0x0D4	R/W	P3 De-bounce Enable	0x0000_0000
P3_IMD	GP_BA+0x0D8	R/W	P3 Interrupt Mode Control	0x0000_0000
P3_IEN	GP_BA+0x0DC	R/W	P3 Interrupt Enable	0x0000_0000
P3_ISRC	GP_BA+0x0E0	R/WC	P3 Interrupt Source Flag	0xXXXX_XXXX
P4_PMD	GP_BA+0x100	R/W	P4 Bit Mode Enable	0x0000_FFFF
P4_OFFD	GP_BA+0x104	R/W	P4 Bit OFF Digital Enable	0x0000_0000
P4_DOUT	GP_BA+0x108	R/W	P4 Data Output Value	0x0000_00FF
P4_DMASK	GP_BA+0x10C	R/W	P4 Data Output Write Mask	0x0000_0000
P4_PIN	GP_BA+0x110	R	P4 Pin Value	0x0000_00XX
P4_DBEN	GP_BA+0x114	R/W	P4 De-bounce Enable	0x0000_0000
P4_IMD	GP_BA+0x118	R/W	P4 Interrupt Mode Control	0x0000_0000
P4_IEN	GP_BA+0x11C	R/W	P4 Interrupt Enable	0x0000_0000
P4_ISRC	GP_BA+0x120	R/WC	P4 Interrupt Source Flag	0xXXXX_XXXX

nuvoTon

			1	
DBNCECON	GP_BA+0x180	R/W	De-bounce Cycle Control	0x0000_0020
P00_DOUT	GP_BA+0x200	R/W	P0.0 Data Output/Input Value	0x0000_0001
P01_DOUT	GP_BA+0x204	R/W	P0.1 Data Output/Input Value	0x0000_0001
P02_DOUT	GP_BA+0x208	R/W	P0.2 Data Output/Input Value	0x0000_0001
P03_DOUT	GP_BA+0x20C	R/W	P0.3 Data Output/Input Value	0x0000_0001
P04_DOUT	GP_BA+0x210	R/W	P0.4 Data Output/Input Value	0x0000_0001
P05_DOUT	GP_BA+0x214	R/W	P0.5 Data Output/Input Value	0x0000_0001
P06_DOUT	GP_BA+0x218	R/W	P0.6 Data Output/Input Value	0x0000_0001
P07_DOUT	GP_BA+0x21C	R/W	P0.7 Data Output/Input Value	0x0000_0001
P10_DOUT	GP_BA+0x220	R/W	P1.0 Data Output/Input Value	0x0000_0001
P11_DOUT	GP_BA+0x224	R/W	P1.1 Data Output/Input Value	0x0000_0001
P12_DOUT	GP_BA+0x228	R/W	P1.2 Data Output/Input Value	0x0000_0001
P13_DOUT	GP_BA+0x22C	R/W	P1.3 Data Output/Input Value	0x0000_0001
P14_DOUT	GP_BA+0x230	R/W	P1.4 Data Output/Input Value	0x0000_0001
P15_DOUT	GP_BA+0x234	R/W	P1.5 Data Output/Input Value	0x0000_0001
P16_DOUT	GP_BA+0x238	R/W	P1.6 Data Output/Input Value	0x0000_0001
P17_DOUT	GP_BA+0x23C	R/W	P1.7 Data Output/Input Value	0x0000_0001
P20_DOUT	GP_BA+0x240	R/W	P2.0 Data Output/Input Value	0x0000_0001
P21_DOUT	GP_BA+0x244	R/W	P2.1 Data Output/Input Value	0x0000_0001
P22_DOUT	GP_BA+0x248	R/W	P2.2 Data Output/Input Value	0x0000_0001
P23_DOUT	GP_BA+0x24C	R/W	P2.3 Data Output/Input Value	0x0000_0001
P24_DOUT	GP_BA+0x250	R/W	P2.4 Data Output/Input Value	0x0000_0001
P25_DOUT	GP_BA+0x254	R/W	P2.5 Data Output/Input Value	0x0000_0001
P26_DOUT	GP_BA+0x258	R/W	P2.6 Data Output/Input Value	0x0000_0001
P27_DOUT	GP_BA+0x25C	R/W	P2.7 Data Output/Input Value	0x0000_0001



r	i	1	<u> </u>	1
P30_DOUT	GP_BA+0x260	R/W	P3.0 Data Output/Input Value	0x0000_0001
P31_DOUT	GP_BA+0x264	R/W	P3.1 Data Output/Input Value	0x0000_0001
P32_DOUT	GP_BA+0x268	R/W	P3.2 Data Output/Input Value	0x0000_0001
P33_DOUT	GP_BA+0x26C	R/W	P3.3 Data Output/Input Value	0x0000_0001
P34_DOUT	GP_BA+0x270	R/W	P3.4 Data Output/Input Value	0x0000_0001
P35_DOUT	GP_BA+0x274	R/W	P3.5 Data Output/Input Value	0x0000_0001
P36_DOUT	GP_BA+0x278	R/W	P3.6 Data Output/Input Value	0x0000_0001
P37_DOUT	GP_BA+0x27C	R/W	P3.7 Data Output/Input Value	0x0000_0001
P40_DOUT	GP_BA+0x280	R/W	P4.0 Data Output/Input Value	0x0000_0001
P41_DOUT	GP_BA+0x284	R/W	P4.1 Data Output/Input Value	0x0000_0001
P42_DOUT	GP_BA+0x288	R/W	P4.2 Data Output/Input Value	0x0000_0001
P43_DOUT	GP_BA+0x28C	R/W	P4.3 Data Output/Input Value	0x0000_0001
P44_DOUT	GP_BA+0x290	R/W	P4.4 Data Output/Input Value	0x0000_0001
P45_DOUT	GP_BA+0x294	R/W	P4.5 Data Output/Input Value	0x0000_0001
P46_DOUT	GP_BA+0x298	R/W	P4.6 Data Output/Input Value	0x0000_0001
P47_DOUT	GP_BA+0x29C	R/W	P4.7 Data Output/Input Value	0x0000_0001



6.4.3 Port 0-4 Controller Registers Description

Port 0-4 I/O Mode Control (Px PMD)

Register	Offset	R/W	Description	Reset Value
P0_PMD	GP_BA+0x000	R/W	P0 Pin I/O Mode Control	0x0000_FFFF
P1_PMD	GP_BA+0x040	R/W	P1 Pin I/O Mode Control	0x0000_FFFF
P2_PMD	GP_BA+0x080	R/W	P2 Pin I/O Mode Control	0x0000_FFFF
P3_PMD	GP_BA+0x0C0	R/W	P3 Pin I/O Mode Control	0x0000_FFFF
P4_PMD	GP_BA+0x100	R/W	P4 Pin I/O Mode Control	0x0000_FFFF

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
			Rese	erved					
15	14	13	12	11	10	9	8		
PN	ID7	PM	ID6	PMD5		PMD4			
7	6	5	4	3	2	1	0		
PN	PMD3 PMD2			PN	ID1	PN	1D0		

Bits	Descriptions	Descriptions				
[31:16]	Reserved	eserved Reserved				
[2n+1 :2n]	PMDn	Px I/O Pin[n] Mode Control Determine each I/O type of Px pins 00 = Px [n] pin is in INPUT mode. 01 = Px [n] pin is in OUTPUT mode. 10 = Px [n] pin is in Open-Drain mode. 11 = Px [n] pin is in Quasi-bidirectional mode.				
		x=0~4, n = 0~7				

nuvoTon

Port 0-4 Bit OFF Digital Resistor Enable (Px OFFD)

Register	Offset	R/W	Description	Reset Value
P0_OFFD	GP_BA+0x004	R/W	P0 Pin OFF Digital Enable	0x0000_0000
P1_OFFD	GP_BA+0x044	R/W	P1 Pin OFF Digital Enable	0x0000_0000
P2_OFFD	GP_BA+0x084	R/W	P2 Pin OFF Digital Enable	0x0000_0000
P3_OFFD	GP_BA+0x0C4	R/W	P3 Pin OFF Digital Enable	0x0000_0000
P4_OFFD	GP_BA+0x104	R/W	P4 Pin OFF Digital Enable	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
			OF	FD						
15	14	13	12	11	10	9	8			
Reserved										
7	6	5	4	3	2	1	0			
	Reserved									

Bits	Descriptions	escriptions					
[31:24]	Reserved	eserved Reserved					
[23:16]	OFFD	OFFD: Px Pin[n] OFF digital input path Enable 1 = Disable IO digital input path (digital input tied to low) 0 = Enable IO digital input path x=0~4, n = 0~7					
[15:0]	Reserved	Reserved					

nuvoTon

Port 0-4 Data Output Value (Px DOUT)

Register	Offset	R/W	Description	Reset Value
P0_DOUT	GP_BA+0x008	R/W	P0 Data Output Value	0x0000_00FF
P1_DOUT	GP_BA+0x048	R/W	P1 Data Output Value	0x0000_00FF
P2_DOUT	GP_BA+0x088	R/W	P2 Data Output Value	0x0000_00FF
P3_DOUT	GP_BA+0x0C8	R/W	P3 Data Output Value	0x0000_00FF
P4_DOUT	GP_BA+0x108	R/W	P4 Data Output Value	0x0000_00FF

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
Reserved										
7	6	5	4	3	2	1	0			
	DOUT[7:0]									

Bits	Descriptions	
[31:8]	Reserved	Reserved
[n]	DOUT[n]	Px Pin[n] Output Value Each of these bits control the status of a Px pin when the Px pin is configures as output, open-drain and quasi-mode. 1 = Px Pin[n] will drive High if the corresponding output mode enabling bit is set. 0 = Px Pin[n] will drive Low if the corresponding output mode enabling bit is set. x=0~4, n = 0~7

nuvoTon

Port0-4 Data Output Write Mask (Px DMASK)

Register	Offset	R/W	Description	Reset Value
P0_DMASK	GP_BA+0x00C	R/W	P0 Data Output Write Mask	0xXXXX_XX00
P1_DMASK	GP_BA+0x04C	R/W	P1 Data Output Write Mask	0xXXXX_XX00
P2_DMASK	GP_BA+0x08C	R/W	P2 Data Output Write Mask	0xXXXX_XX00
P3_DMASK	GP_BA+0x0CC	R/W	P3 Data Output Write Mask	0xXXXX_XX00
P4_DMASK	GP_BA+0x10C	R/W	P4 Data Output Write Mask	0xXXXX_XX00

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
			Rese	erved						
15	14	13	12	11	10	9	8			
	Reserved									
7	6	5	4	3	2	1	0			
	DMASK[7:0]									

Bits	Descriptions	
[31:8]	Reserved	Reserved
		Px Data Output Write Mask
.,		These bits are used to protect the corresponding register of Px_DOUT bit[n] . When set the DMASK bit[n] to "1", the corresponding Px_DOUT[n] bit is protected. The write signal is masked, write data to the protect bit is ignored
[n]	DMASK[n]	0 = The corresponding Px_DOUT[n] bit is not masked
		1 = The corresponding Px_DOUT[n] bit is masked
		x=0~4, n = 0~7

nuvoTon

Port 0-4 Pin Value (Px PIN)

Register	Offset	R/W	Description	Reset Value
P0_PIN	GP_BA+0x010	R	P0 Pin Value	0x0000_00XX
P1_PIN	GP_BA+0x050	R	P1 Pin Value	0x0000_00XX
P2_PIN	GP_BA+0x090	R	P2 Pin Value	0x0000_00XX
P3_PIN	GP_BA+0x0D0	R	P3 Pin Value	0x0000_00XX
P4_PIN	GP_BA+0x110	R	P4 Pin Value	0x0000_00XX

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
			Rese	erved						
15	14	13	12	11	10	9	8			
Reserved										
7	6	5	4	3	2	1	0			
	PIN[7:0]									

Bits	Descriptions				
[31:8]	Reserved	Reserved Reserved			
[n]	PIN[n]	Px Pin Values The value read from each of these bit reflects the actual status of the respective Px pin $x=0\sim4$, $n=0\sim7$			

nuvoTon

Port 0-4 De-bounce Enable (Px DBEN)

Register	Offset	R/W	Description	Reset Value
P0_DBEN	GP_BA+0x014	R/W	P0 De-bounce Enable	0xXXXX_XX00
P1_DBEN	GP_BA+0x054	R/W	P1 De-bounce Enable	0xXXXX_XX00
P2_DBEN	GP_BA+0x094	R/W	P2 De-bounce Enable	0xXXXX_XX00
P3_DBEN	GP_BA+0x0D4	R/W	P3 De-bounce Enable	0xXXXX_XX00
P4_DBEN	GP_BA+0x114	R/W	P4 De-bounce Enable	0xXXXX_XX00

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
DBEN[7:0]							

Bits	Descriptions						
[31:8]	Reserved	Reserved					
	DBEN[n]	Px Input Signal De-bounce Enable					
[n]		DBEN[n]used to enable the de-bounce function for each corresponding bit. If the input signal pulse width can't be sampled by continuous two de-bounce sample cycle The input signal transition is seen as the signal bounce and will not trigger the interrupt.					
		The DBEN[n] is used for "edge-trigger" interrupt only, and ignored for "level trigger" interrupt					
ניין		0 = The bit[n] de-bounce function is disabled					
		1 = The bit[n] de-bounce function is enabled					
		The de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored.					
		x=0~4, n = 0~7					

nuvoTon

Port 0-4 Interrupt Mode Control (Px IMD)

Register	Offset	R/W	Description	Reset Value
P0_IMD	GP_BA+0x018	R/W	P0 Interrupt Mode Control	0xXXXX_XX00
P1_IMD	GP_BA+0x058	R/W	P1 Interrupt Mode Control	0xXXXX_XX00
P2_IMD	GP_BA+0x098	R/W	P2 Interrupt Mode Control	0xXXXX_XX00
P3_IMD	GP_BA+0x0D8	R/W	P3 Interrupt Mode Control	0xXXXX_XX00
P4_IMD	GP_BA+0x118	R/W	P4 Interrupt Mode Control	0xXXXX_XX00

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
	IMD[7:0]						

Bits	Descriptions			
[31:8]	Reserved	Reserved		
[n]	IMD[n]	Port 0-4 Interrupt Mode Control IMD[n] used to control the interrupt is by level trigger or by edge trigger. If the interrupt is by edge trigger, the trigger source is control de-bounce. If the interrupt is by level trigger, the input source is sampled by one clock and the generate the interrupt 0 = Edge trigger interrupt 1 = Level trigger interrupt If set pin as the level trigger interrupt, then only one level can be set on the registers Px_IEN. If set both the level to trigger interrupt, the setting is ignored and no interrupt will occur		
		The de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored.		



	x=0~4, n = 0~7

nuvoTon

Port 0-4 Interrupt Enable Control (Px IEN)

Register	Offset	R/W	Description	Reset Value
P0_IEN	GP_BA+0x01C	R/W	P0 Interrupt Enable	0x0000_0000
P1_IEN	GP_BA+0x05C	R/W	P1 Interrupt Enable	0x0000_0000
P2_IEN	GP_BA+0x09C	R/W	P2 Interrupt Enable	0x0000_0000
P3_IEN	GP_BA+0x0DC	R/W	P3 Interrupt Enable	0x0000_0000
P4_IEN	GP_BA+0x11C	R/W	P4 Interrupt Enable	0x0000_0000

31	30	29	28	27	26	25	24	
			Rese	erved				
23	22	21	20	19	18	17	16	
			IR_EI	N[7:0]				
15	14	13	12	11	10	9	8	
	Reserved							
7	6	5	4	3	2	1	0	
	IF_EN[7:0]							

Bits	Descriptions					
[31:24]	Reserved Reserved					
		Port 0-4 Interrupt Enable by Input Rising Edge or Input Level High				
	IR_EN[n]	IR_EN[n] used to enable the interrupt for each of the corresponding input Px[n]. Set bit "1" also enable the pin wakeup function				
		When set the IR_EN[n] bit "1":				
[n+16]		If the interrupt is level mode trigger, the input Px[n] state at level "high" will generate the interrupt.				
		If the interrupt is edge mode trigger, the input Px[n] state change from "low-to-high" will generate the interrupt.				
		1 = Enable the Px[n] level-high or low-to-high interrupt				
		0 = Disable the Px[n] level-high or low-to-high interrupt.				
		x=0~4, n = 0~7				

- 146 -

nuvoTon

[15:8]	Reserved	Reserved
		Port 0-4 Interrupt Enable by Input Falling Edge or Input Level Low
		IF_EN[n] used to enable the interrupt for each of the corresponding input Px[n]. Set bit "1" also enable the pin wakeup function
		When set the IF_EN[n] bit "1":
[n]	IF_EN[n]	If the interrupt is level mode trigger, the input Px[n] state at level "low" will generate the interrupt.
		If the interrupt is edge mode trigger, the input Px[n] state change from "high-to-low" will generate the interrupt.
		1 = Enable the Px[n] state low-level or high-to-low change interrupt
		0 = Disable the Px[n] state low-level or high-to-low change interrupt
		x=0~4, n = 0~7

nuvoTon

Port 0-4 Interrupt Trigger Source (Px ISRC)

Register	Offset	R/W	Description	Reset Value
P0_ISRC	GP_BA+0x020	R/WC	P0 Interrupt Trigger Source Indicator	0x0000_0000
P1_ISRC	GP_BA+0x060	R/WC	P1 Interrupt Trigger Source Indicator	0x0000_0000
P2_ISRC	GP_BA+0x0A0	R/WC	P2 Interrupt Trigger Source Indicator	0x0000_0000
P3_ISRC	GP_BA+0x0E0	R/WC	P3 Interrupt Trigger Source Indicator	0x0000_0000
P4_ISRC	GP_BA+0x120	R/WC	P4 Interrupt Trigger Source Indicator	0x0000_0000

31	30	29	28	27	26	25	24	
			Rese	erved				
23	22	21	20	19	18	17	16	
			Rese	erved				
15	14	13	12	11	10	9	8	
			Rese	erved				
7	6	5	4	3	2	1	0	
	IF_ ISRC[7:0]							

Descriptions					
Reserved	erved Reserved				
	Port 0-4 Interrupt Trigger Source Indicator				
	Read:				
	1 = Indicates Px[n] generate an interrupt				
ISRC[n]	0 = No interrupt at Px[n]				
10000[0]	Write:				
	1= Clear the correspond pending interrupt				
	0= No action				
	x=0~4, n = 0~7				
	·				

nuvoTon

Interrupt De-bounce Cycle Control (DBNCECON)

Register	Offset	R/W	Description	Reset Value
DBNCECON	GP_BA+0x180	R/W	External Interrupt De-bounce Control	0x0000_0020

31	30	29	28	27	26	25	24	
			Rese	rved				
23	22	21	20	19	18	17	16	
			Rese	rved				
15	14	13	12	11	10	9	8	
	Reserved							
7	6	5	4	3	2	1	0	
Rese	erved	ICLK_ON	DBCLKSRC		DBCL	KSEL		

Bits	Descriptions					
[5]	ICLK_ON	Interrupt clock On mode Set this bit "0" will disable the interrupt generate circuit clock, if the pin[n] interrupt is disabled 0 = disable the clock if the P0/1/2/3/4[n] interrupt is disabled 1 = interrupt generated circuit clock always enable n=0~7				
[4]	DBCLKSRC	De-bounce counter clock source select 1 = De-bounce counter clock source is the internal 10kHz low speed oscillator clock 0 = De-bounce counter clock source is the HCLK				
		De-bounce sampli				
13.01	DBCLKSEL	DBCLKSEL	Description Sample interrupt input once per 1 clocks			
[3:0]	DBCLKSEL	1	Sample interrupt input once per 1 clocks Sample interrupt input once per 2 clocks			
		2	Sample interrupt input once per 4 clocks			

- 149 -

Publication Release Date: May. 04, 2011 Revision V2.00



3	Sample interrupt input once per 8 clocks	
4	Sample interrupt input once per 16 clocks	
5	Sample interrupt input once per 32 clocks	
6	Sample interrupt input once per 64 clocks	
7	Sample interrupt input once per 128 clocks	
8	Sample interrupt input once per 256 clocks	
9	Sample interrupt input once per 2*256 clocks	
10	Sample interrupt input once per 4*256clocks	
11	Sample interrupt input once per 8*256 clocks	
12	Sample interrupt input once per 16*256 clocks	
13	Sample interrupt input once per 32*256 clocks	
14	Sample interrupt input once per 64*256 clocks	
15	Sample interrupt input once per 128*256 clocks	

nuvoton

GPIO Port [P0/P1/P2/P3/P4] I/O Bit Output Control (Pxx_DOUT)

Register	Offset	R/W	Description	Reset Value
P0x_DOUT	GP_BA+0x200 - GP_BA+0x21C	R/W	P0 Pin I/O Bit Output/Input Control	0x0000_0001
P1x_DOUT	GP_BA+0x220 - GP_BA+0x23C	R/W	P1 Pin I/O Bit Output/Input Control	0x0000_0001
P2x_DOUT	GP_BA+0x240 - GP_BA+0x25C	R/W	P2 Pin I/O Bit Output/Input Control	0x0000_0001
P3x_DOUT	GP_BA+0x260 - GP_BA+0x27C	R/W	P3 Pin I/O Bit Output/Input Control	0x0000_0001
P4x_DOUT	GP_BA+0x280 - GP_BA+0x29C	R/W	P4 Pin I/O Bit Output/Input Control	0x0000_0001

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
			Rese	erved			
7	6	5	4	3	2	1	0
	Reserved						Pxx_DOUT

Bits Descriptions

nuvoTon

		Pxx I/O Pin Bit Output/Input Control
		Write this bit can control one GPIO pin output value
		1 = set corresponding GPIO pin to high
		0 = set corresponding GPIO pin to low
[0]	Pxx_DOUT	Read this register to get IO pin status.
		1 = corresponding GPIO pin status is high
		0 = corresponding GPIO pin status is low
		For example: write P01_DOUT[0] will reflect the written value to pin P0.1, read P01_DOUT[0] will return the value of pin P0.1

- 152 -



6.5 I²C Serial Interface Controller (Master/Slave)

6.5.1 Overview

 I^2C is a two-wire, bi-directional serial bus that provides a simple and efficient method of data exchange between devices. The I^2C standard is a true multi-master bus including collision detection and arbitration that prevents data corruption if two or more masters attempt to control the bus simultaneously.

Data is transferred between a Master and a Slave synchronously to SCL on the SDA line on a byte-by-byte basis. Each data byte is 8 bits long. There is one SCL clock pulse for each data bit with the MSB being transmitted first. An acknowledge bit follows each transferred byte. Each bit is sampled during the high period of SCL; therefore, the SDA line may be changed only during the low period of SCL and must be held stable during the high period of SCL. A transition on the SDA line while SCL is high is interpreted as a command (START or STOP). Please refer to the Figure 6-14 for more detail I²C BUS Timing.




Figure 6-14 I²C Bus Timing

The device's on-chip I²C provides the serial interface that meets the I²C bus standard mode specification. The I²C port handles byte transfers autonomously. To enable this port, the bit ENS1 in I2CON should be set to '1'. The I²C H/W interfaces to the I²C bus via two pins: SDA (serial data line) and SCL (serial clock line). Pull up resistor is needed on pin SDA and SCL for I²C operation as these are open drain pins. When the I/O pins are used as I²C port, user must set the pins function to I²C in advance.

6.5.2 Features

The I²C bus uses two wires (SDA and SCL) to transfer information between devices connected to the bus. The main features of the bus are:

- Support Master and Slave mode
- Bidirectional data transfer between masters and slaves
- Multi-master bus (no central master)
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus

nuvoton

- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer
- Built-in a 14-bit time-out counter will request the I²C interrupt if the I²C bus hangs up and timer-out counter overflows.
- External pull-up are needed for high output
- Programmable clocks allow versatile rate control
- Supports 7-bit addressing mode
- I²C-bus controllers support multiple address recognition (Four slave address with mask option)

6.5.3 Function Description

6.5.3.1 I²C Protocol

Normally, a standard communication consists of four parts:

- 1) START or Repeated START signal generation
- 2) Slave address and R/W bit transfer
- 3) Data transfer
- 4) STOP signal generation




Figure 6-15 I²C Protocol

6.5.3.2 Data transfer on the I²C -bus

A master-transmitter addressing a slave receiver with a 7-bit address

Publication Release Date: May. 04, 2011 Revision V2.00

- 154 -

nuvoton

The transfer direction is not changed




Figure 6-16 Master Transmits Data to Slave

A master reads a slave immediately after the first byte (address)

The transfer direction is changed




Figure 6-17 Master Reads Data from Slave

6.5.3.3 START or Repeated START signal

When the bus is free/idle, meaning no master device is engaging the bus (both SCL and SDA lines are high), a master can initiate a transfer by sending a START signal. A START signal, usually referred to as the S-bit, is defined as a HIGH to LOW transition on the SDA line while SCL is HIGH. The START signal denotes the beginning of a new data transfer.

A Repeated START (Sr) is no STOP signal between two START signals. The master uses this method to communicate with another slave or the same slave in a different transfer direction (e.g. from writing to a device to reading from a device) without releasing the bus.

STOP signal

The master can terminate the communication by generating a STOP signal. A STOP signal, usually referred to as the P-bit, is defined as a LOW to HIGH transition on the SDA line while SCL is HIGH.

nuvoTon




Figure 6-18 START and STOP condition

6.5.3.4 Slave Address Transfer

The first byte of data transferred by the master immediately after the START signal is the slave address. This is a 7-bits calling address followed by a RW bit. The RW bit signals the slave the data transfer direction. No two slaves in the system can have the same address. Only the slave with an address that matches the one transmitted by the master will respond by returning an acknowledge bit by pulling the SDA low at the 9th SCL clock cycle.

6.5.3.5 Data Transfer

Once successful slave addressing has been achieved, the data transfer can proceed on a byte-by-byte basis in the direction specified by the RW bit sent by the master. Each transferred byte is followed by an acknowledge bit on the 9th SCL clock cycle. If the slave signals a Not Acknowledge (NACK), the master can generate a STOP signal to abort the data transfer or generate a Repeated START signal and start a new transfer cycle.

If the master, as the receiving device, does Not Acknowledge (NACK) the slave, the slave releases the SDA line for the master to generate a STOP or Repeated START signal.

nuvoton




Figure 6-19 Bit Transfer on the I²C bus




Figure 6-20 Acknowledge on the I²C bus



6.5.4 I²C Protocol Registers

The CPU interfaces to the I^2C port through the following thirteen special function registers: I2CON (control register), I2CSTATUS (status register), I2CDAT (data register), I2CADDRn (address registers, n=0~3), I2CADMn (address mask registers, n=0~3), I2CLK (clock rate register) and I2CTOC (Time-out counter register). All bit 31~ bit 8 of these I^2C special function registers are reserved. These bits do not have any functions and are all zero if read back.

When I^2C port is enabled by setting ENS1 (I2CON [6]) to high, the internal states will be controlled by I2CON and I^2C logic hardware. Once a new status code is generated and stored in I2CSTATUS, the I^2C Interrupt Flag bit SI (I2CON [3]) will be set automatically. If the Enable Interrupt bit EI (I2CON [7]) is set high at this time, the I^2C interrupt will be generated. The bit field I2CSTATUS[7:3] stores the internal state code, the lowest 3 bits of I2CSTATUS are always zero and the content keeps stable until SI is cleared by software. The base address of I^2C is 4002 0000.

6.5.4.1 Address Registers (I2CADDR)

I²C port is equipped with four slave address registers I2CADDRn (n=0~3). The contents of the register are irrelevant when I²C is in master mode. In the slave mode, the bit field I2CADDRn[7:1] must be loaded with the MCU's own slave address. The I²C hardware will react if the contents of I2CADDR are matched with the received slave address.

The I²C ports support the "General Call" function. If the GC bit (I2CADDRn [0]) is set the I²C port hardware will respond to General Call address (00H). Clear GC bit to disable general call function.

When GC bit is set and the I^2C is in Slave mode, it can receive the general call address by 00H after Master send general call address to I^2C bus, then it will follow status of GC mode.

 I^2 C-bus controllers support multiple address recognition with four address mask registers I2CADMn (n=0~3). When the bit in the address mask register is set to one, it means the received corresponding address bit is don't-care. If the bit is set to zero, that means the received corresponding register bit should be exact the same as address register.

6.5.4.2 Data Register (I2CDAT)

This register contains a byte of serial data to be transmitted or a byte which just has been received. The CPU can read from or write to this 8-bit (I2CDAT [7:0]) directly while it is not in the process of shifting a byte. When I²C is in a defined state and the serial interrupt flag (SI) is set. Data in I2CDAT [7:0] remains stable as long as SI bit is set. While data is being shifted out, data on the bus is simultaneously being shifted in; I2CDAT [7:0] always contains the last data byte present on the bus. Thus, in the event of arbitration lost, the transition from master transmitter to slave receiver is made with the correct data in I2CDAT [7:0].

I2CDAT [7:0] and the acknowledge bit form a 9-bit shift register, the acknowledge bit is controlled by the I²C hardware and cannot be accessed by the CPU. Serial data is shifted through the acknowledge bit into I2CDAT [7:0] on the rising edges of serial clock pulses on the SCL line.

nuvoton

When a byte has been shifted into I2CDAT [7:0], the serial data is available in I2CDAT [7:0], and the acknowledge bit (ACK or NACK) is returned by the control logic during the ninth clock pulse. Serial data is shifted out from I2CDAT [7:0] on the falling edges of SCL clock pulses, and is shifted into I2CDAT [7:0] on the rising edges of SCL clock pulses.




Figure 6-21 I²C Data Shifting Direction

6.5.4.3 Control Register (I2CON)

The CPU can read from and write to this 8-bit field of I2CON [7:0] directly. Two bits are affected by hardware: the SI bit is set when the I^2 C hardware requests a serial interrupt, and the STO bit is cleared when a STOP condition is present on the bus. The STO bit is also cleared when ENS1 = $^{\circ}$ 0.

- El Enable Interrupt.
- ENS1 Set to enable I²C serial function block. When ENS1=1 the I²C serial function enables. The Multi Function pin function of SDA and SCL must be set to I²C function.
- STA I²C START Control Bit. Setting STA to logic 1 to enter master mode, the I²C hardware sends a START or repeat START condition to bus when the bus is free.
- STO I²C STOP Control Bit. In master mode, setting STO to transmit a STOP condition to bus then I²C hardware will check the bus condition if a STOP condition is detected this flag will be cleared by hardware automatically. In a slave mode, setting STO resets I²C hardware to the defined "not addressed" slave mode. This means it is NO LONGER in the slave receiver mode to receive data from the master transmit device.
- SI I²C Interrupt Flag. When a new I²C state is present in the I2CSTATUS register, the SI flag is set by hardware, and if bit EI (I2CON [7]) is set, the I²C interrupt is requested. SI must be cleared by software. Clear SI is by writing one to this bit.
- AA Assert Acknowledge Control Bit. When AA=1 prior to address or data received, an acknowledged (low level to SDA) will be returned during the acknowledge clock pulse on the SCL line when 1.) A slave is acknowledging the address sent from master, 2.) The receiver devices are acknowledging the data sent by transmitter. When AA=0 prior to address or data received, a Not acknowledged (high level to SDA) will be returned during the acknowledge clock pulse on the SCL line.

nuvoTon

6.5.4.4 Status Register (I2CSTATUS)

I2CSTATUS [7:0] is an 8-bit read-only register. The three least significant bits are always 0. The bit field I2CSTATUS [7:3] contain the status code. There are 26 possible status codes, All states are listed in section 6.5.6. When I2CSTATUS [7:0] contains F8H, no serial interrupt is requested. All other I2CSTATUS [7:3] values correspond to defined I^2 C states. When each of these states is entered, a status interrupt is requested (SI = 1). A valid status code is present in I2CSTATUS[7:3] one cycle after SI is set by hardware and is still present one cycle after SI has been reset by software.

In addition, state 00H stands for a Bus Error. A Bus Error occurs when a START or STOP condition is present at an illegal position in the format frame. Examples of illegal positions are during the serial transfer of an address byte, a data byte or an acknowledge bit. To recover I²C from bus error, STO should be set and SI should be clear to enter not addressed slave mode. Then clear STO to release bus and to wait new communication. I²C bus can not recognize stop condition during this action when bus error occurs.

6.5.4.5 I²C Clock Baud Rate Bits (I2CLK)

The data baud rate of I^2C is determines by I2CLK [7:0] register when I^2C is in a master mode. It is not important when I^2C is in a slave mode. In the slave modes, I^2C will automatically synchronize with any clock frequency up to 1 MHz from master I^2C device.

The data baud rate of I^2C setting is Data Baud Rate of I^2C = APBCLK / (4x (I2CLK [7:0] +1)). If PCLK=16 MHz, the I2CLK [7:0] = 40 (28H), so data baud rate of I^2C = 16 MHz/ (4x (40 +1)) = 97.5 Kbits/sec.

6.5.4.6 The I²C Time-out Counter Register (I2CTOC)

There is a 14-bit time-out counter which can be used to deal with the I²C bus hang-up. If the time-out counter is enabled, the counter starts up counting until it overflows (TIF=1) and generates I²C interrupt to CPU or stops counting by clearing ENTI to 0. When time-out counter is enabled, setting flag SI to high will reset counter and re-start up counting after SI is cleared. If I²C bus hangs up, it causes the I2CSTATUS and flag SI are not updated for a period, the 14-bit time-out counter may overflow and acknowledge CPU the I²C interrupt. Refer to the Figure 6-22 for the 14-bit time-out counter. User can clear TIF by writing 1 to this bit.

- 160 -

nuvoTon




Figure 6-22: I²C Time-out Count Block Diagram



6.5.5 I²C Controller Registers Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
I2C_BA = 0x4	002_0000			
I2CON	I2C_BA+0x00	R/W	I ² C Control Register	0x0000_0000
I2CADRR0	I2C_BA+0x04	R/W	I ² C Slave address Register0	0x0000_0000
I2CDAT	I2C_BA+0x08	R/W	I ² C DATA Register	0x0000_0000
I2CSTATUS	I2C_BA+0x0C	R	I ² C Status Register	0x0000_00F8
I2CLK	I2C_BA+0x10	R/W	I ² C clock divided Register	0x0000_0000
12CTOC	I2C_BA+0x14	R/W	I ² C Time out control Register	0x0000_0000
I2CADDR1	I2C_BA+0x18	R/W	Slave address Register1	0x0000_0000
I2CADDR2	I2C_BA+0x1C	R/W	Slave address Register2	0x0000_0000
I2CADDR3	I2C_BA+0x20	R/W	Slave address Register3	0x0000_0000
I2CADM0	I2C_BA+0x24	R/W	Slave address Mask Register0	0x0000_0000
I2CADM1	I2C_BA+0x28	R/W	Slave address Mask Register1	0x0000_0000
I2CADM2	I2C_BA+0x2C	R/W	Slave address Mask Register2	0x0000_0000
I2CADM3	I2C_BA+0x30	R/W	Slave address Mask Register3	0x0000_0000

nuvoTon

6.5.6 I²C Controller Registers Description

I²C CONTROL REGISTER (I2CON)

Re	gister	Offset	R/W	Description	Reset Value
120	CON	I2C_BA+0x00	R/W	I ² C Control Register	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
			Rese	erved			
7	6	5	4	3	2	1	0
EI	ENS1	STA	STO	SI	AA	Rese	erved

Bits	Descriptions	
[31:8]	Reserved	Reserved
[7]	EI	Enable Interrupt 1 = Enable I ² C interrupt 0 = Disable I ² C interrupt
[6]	ENS1	$I^2C \ \textbf{Controller Enable Bit}$ 1 = Enable 0 = Disable Set to enable I^2C serial function block. When ENS1=1 the I^2C serial function enables. The multi-function pin function of SDA and SCL must set to I^2C function first.
[5]	STA	I ² C START Control Bit Setting STA to logic 1 to enter master mode, the I ² C hardware sends a START or repeat START condition to bus when the bus is free.

nuvoTon

		I ² C STOP Control Bit
[4]	sто	In master mode, setting STO to transmit a STOP condition to bus then l^2C hardware will check the bus condition if a STOP condition is detected this bit will be cleared by hardware automatically. In a slave mode, setting STO resets l^2C hardware to the defined "not addressed" slave mode. This means it is NO LONGER in the slave receiver mode to receive data from the master transmit device.
		I ² C Interrupt Flag
[3]	SI	When a new I^2C state is present in the I2CSTATUS register, the SI flag is set by hardware, and if bit EI (I2CON [7]) is set, the I^2C interrupt is requested. SI must be cleared by software. Clear SI is by writing one to this bit.
		Assert Acknowledge Control Bit
[2]	AA	When AA=1 prior to address or data received, an acknowledged (low level to SDA) will be returned during the acknowledge clock pulse on the SCL line when 1.) A slave is acknowledging the address sent from master, 2.) The receiver devices are acknowledging the data sent by transmitter. When AA=0 prior to address or data received, a Not acknowledged (high level to SDA) will be returned during the acknowledge clock pulse on the SCL line.
[1:0]	Reserved	Reserved

- 164 -

nuvoTon

I²C DATA REGISTER (I2CDAT)

Register	Offset	R/W	Description	Reset Value
I2CDAT	I2C_BA+0x08	R/W	I ² C DATA Register	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
			Rese	erved			
7	6	5	4	3	2	1	0
	I2CDAT[7:0]						

Bits	Descriptions	Descriptions			
[31:8]	Reserved	d Reserved			
[7:0]	I2CDAT	I ² C Data Register Bit [7:0] is located with the 8-bit transferred data of I ² C serial port.			

- 165 -

nuvoTon

<u>I²C STATUS REGISTER (I2CSTATUS)</u>

Register	Offset	R/W	Description	Reset Value
12CSTATUS	I2C_BA+0x0C	R/W	I ² C STATUS Register	0x0000_00F8

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
	Reserved						
7	6	5	4	3	2	1	0
I2CSTATUS[7:0]							

Bits	Descriptions	Descriptions			
[31:8]	Reserved	Reserved			
[7:0]	I2CSTATUS	I ² C Status Register The status register of I ² C: The three least significant bits are always 0. The five most significant bits contain the status code. There are 26 possible status codes. When I2CSTATUS contains F8H, no serial interrupt is requested. All other I2CSTATUS values correspond to defined I ² C states. When each of these states is entered, a status interrupt is requested (SI = 1). A valid status code is present in I2CSTATUS one cycle after SI is set by hardware and is still present one cycle after SI has been reset by software. In addition, states 00H stands for a Bus Error. A Bus Error occurs when a START or STOP condition is present at an illegal position in the formation frame. Example of illegal position are during the serial transfer of an address byte, a data byte or an acknowledge bit.			

- 166 -

nuvoTon

I²C BAUD RATE CONTROL REGISTER (I2CLK)

Register	Offset	R/W	Description	Reset Value
I2CLK	I2C_BA+0x10	R/W	I ² C clock divided Register	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
	Reserved						
7	6	5	4	3	2	1	0
	I2CLK[7:0]						

Bits	Descriptions	Descriptions				
[31:8]	Reserved	Reserved Reserved				
[7:0]	I2CLK	I^2C clock divided Register The I^2C clock rate bits: Data Baud Rate of I^2C = PCLK / (4x (I2CLK+1)).				

- 167 -

nuvoton

I²C TIME-OUT COUNTER REGISTER (I2CTOC)

Register	Offset	R/W	Description	Reset Value
12CTOC	I2C_BA+0x14	R/W	I ² C Time-Out Counter Register	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
	Reserved						
7	6	5	4	3	2	1	0
Reserved					ENTI	DIV4	TIF

Bits	Descriptions	Descriptions				
[31:3]	Reserved	Reserved				
[2]	ENTI	Time-out counter is enabled/disable 1 = Enable 0 = Disable When Enable, the 14 bit time-out counter will start counting when SI is clear. Setting flag SI to high will reset counter and re-start up counting after SI is cleared.				
[1]	DIV4	Time-Out counter input clock is divided by 4 1 = Enable 0 = Disable When Enable, The time-Out period is extend 4 times.				
[0]	TIF	Time-Out Flag 1 = Time-Out flag is set by H/W. It can interrupt CPU. 0 = S/W can clear the flag.				

nuvoTon

I²C SLAVE ADDRESS REGISTER (I2CADDRx)

Register	Offset	R/W	Description	Reset Value
I2CADDR0	I2C_BA+0x04	R/W	I ² C slave Address Register0	0x0000_0000
I2CADDR1	I2C_BA+0x18	R/W	I ² C slave Address Register1	0x0000_0000
I2CADDR2	I2C_BA+0x1C	R/W	I ² C slave Address Register2	0x0000_0000
I2CADDR3	I2C_BA+0x20	R/W	I ² C slave Address Register3	0x0000_0000

31	30	29	28	27	26	25	24
	Reserved						
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
	Reserved						
7	6	5	4	3	2	1	0
	I2CADDR[7:1]					GC	

Bits	Descriptions	
[31:8]	Reserved	Reserved
[7:1]	I2CADDR	I^2C Address Register The content of this register is irrelevant when I^2C is in master mode. In the slave mode, the seven most significant bits must be loaded with the MCU's own address. The I^2C hardware will react if either of the address is matched.
[0]	GC	General Call Function 0 = Disable General Call Function. 1 = Enable General Call Function.

nuvoTon

I²C SLAVE ADDRESS MASK REGISTER (I2CADMx)

Register	Offset	R/W	Description	Reset Value
I2CADM0	I2C_BA+0x24	R/W	I ² C slave Address Mask Register0	0x0000_0000
I2CADM1	I2C_BA+0x28	R/W	I ² C slave Address Mask Register1	0x0000_0000
I2CADM2	I2C_BA+0x2C	R/W	I ² C slave Address Mask Register2	0x0000_0000
I2CADM3	I2C_BA+0x30	R/W	I ² C slave Address Mask Register3	0x0000_0000

31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
Reserved								
15	14	13	12	11	10	9	8	
Reserved								
7	6	5	4	3	2	1	0	
I2CADMx[7:1]							Reserved	

Bits	Descriptions			
[31:8]	Reserved	Reserved		
[7:1]	I2CADMx	I ² C Address Mask register 1 = Mask enable (the received corresponding address bit is don't care.)		
		0 = Mask disable (the received corresponding register bit should be exact the same as address register.)		
		$\rm I^2C$ bus controllers support multiple address recognition with four address mask register. When the bit in the address mask register is set to one, it means the received corresponding address bit is don't-care. If the bit is set to zero, that means the received corresponding register bit should be exact the same as address register.		
[0]	Reserved	Reserved		



6.5.7 Modes of Operation

The on-chip I²C ports support five operation modes, Master transmitter, Master receiver, Slave transmitter, Slave receiver, and GC call.

In a given application, I²C port may operate as a master or as a slave. In the slave mode, the I²C port hardware looks for its own slave address and the general call address. If one of these addresses is detected, and if the slave is willing to receive or transmit data from/to master(by setting the AA bit), acknowledge pulse will be transmitted out on the 9th clock, hence an interrupt is requested on both master and slave devices if interrupt is enabled. When the microcontroller wishes to become the bus master, the hardware waits until the bus is free before the master mode is entered so that a possible slave action didn't be interrupted. If bus arbitration is lost in the master mode, I²C port switches to the slave mode immediately and can detect its own slave address in the same serial transfer.

6.5.7.1 Master Transmitter Mode

Serial data output through SDA while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the data direction bit. In this case the data direction bit (R/W) will be logic 0, and it is represented by "W" in the Figure 6-24. Thus the first byte transmitted is SLA+W. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an acknowledge bit is received. START and STOP conditions are output to indicate the beginning and the end of a serial transfer.

6.5.7.2 Master Receiver Mode

In this case the data direction bit (R/W) will be logic 1, and it is represented by "R" in the Figure 6-25. Thus the first byte transmitted is SLA+R. Serial data is received via SDA while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are output to indicate the beginning and end of a serial transfer.

6.5.7.3 Slave Receiver Mode

Serial data and the serial clock are received through SDA and SCL. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit.

6.5.7.4 Slave Transmitter Mode

The first byte is received and handled as in the slave receiver mode. However, in this mode, the direction bit will indicate that the transfer direction is reversed. Serial data is transmitted via SDA while the serial clock is input through SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer.



6.5.8 Data Transfer Flow in Five Operating Modes

The five operating modes are: Master/Transmitter, Master/Receiver, Slave/Transmitter, Slave/Receiver and GC Call. Bits STA, STO and AA in I2CON register will determine the next state of the I²C hardware after SI flag is cleared. Upon completion of the new action, a new status code will be updated and the SI flag will be set. If the I²C interrupt control bit EI (I2CON [7]) is set, appropriate action or software branch of the new status code can be performed in the Interrupt service routine.

Data transfers in each mode are shown in the Figure 6-23.




Figure 6-23 Legend for the following five figures

nuvoton




Figure 6-24 Master Transmitter Mode

nuvoton





Figure 6-25 Master Receiver Mode

Publication Release Date: May. 04, 2011 Revision V2.00

nuvoTon



nuvoton




Figure 6-26 Slave Transmitter Mode

Figure 6-27 Slave Receiver Mode

nuvoton




Figure 6-28 GC Mode

nuvoton

6.6 PWM Generator and Capture Timer

6.6.1 Overview

NuMicro M051[™] series has 2 sets of PWM group supports 4 sets of PWM Generators which can be configured as 8 independent PWM outputs, PWM0~PWM7, or as 4 complementary PWM pairs, (PWM0, PWM1), (PWM2, PWM3), (PWM4, PWM5) and (PWM6, PWM7) with 4 programmable dead-zone generators.

Each PWM Generator has one 8-bit prescaler, one clock divider with 5 divided frequencies (1, 1/2, 1/4, 1/8, 1/16), two PWM Timers including two clock selectors, two 16-bit PWM down-counters for PWM period control, two 16-bit comparators for PWM duty control and one dead-zone generator. The 4 sets of PWM Generators provide eight independent PWM interrupt flags which are set by hardware when the corresponding PWM period down counter reaches zero. Each PWM interrupt source with its corresponding enable bit can cause CPU to request PWM interrupt. The PWM generators can be configured as one-shot mode to produce only one PWM cycle signal or auto-reload mode to output PWM waveform continuously.

When PCR.DZEN01 is set, PWM0 and PWM1 perform complementary PWM paired function; the paired PWM period, duty and dead-time are determined by PWM0 timer and Dead-zone generator 0. Similarly, the complementary PWM pairs of (PWM2, PWM3), (PWM4, PWM5) and (PWM6, PWM7) are controlled by PWM2, PWM4 and PWM6 timers and Dead-zone generator 2, 4 and 6, respectively. Refer to figures bellowed for the architecture of PWM Timers.

To prevent PWM driving output pin with unsteady waveform, the 16-bit period down counter and 16-bit comparator are implemented with double buffer. When user writes data to counter/comparator buffer registers the updated value will be load into the 16-bit down counter/comparator at the time down counter reaching zero. The double buffering feature avoids glitch at PWM outputs.

When the 16-bit period down counter reaches zero, the interrupt request is generated. If PWM-timer is set as auto-reload mode, when the down counter reaches zero, it is reloaded with PWM Counter Register (CNRx) automatically then start decreasing, repeatedly. If the PWM-timer is set as one-shot mode, the down counter will stop and generate one interrupt request when it reaches zero.

The value of PWM counter comparator is used for pulse high width modulation. The counter control logic changes the output to high level when down-counter value matches the value of compare register.

The alternate feature of the PWM-timer is digital input Capture function. If Capture function is enabled the PWM output pin is switched as capture input mode. The Capture0 and PWM0 share one timer which is included in PWM 0; and the Capture1 and PWM1 share PWM1 timer, and etc. Therefore user must setup the PWM-timer before enable Capture feature. After capture feature is enabled, the capture always latched PWM-counter to Capture Rising Latch Register (CRLR) when input channel has a rising transition and latched PWM-counter to Capture Falling Latch Register (CFLR) when input channel has a falling transition. Capture channel 0 interrupt is programmable by setting CCR0.CRL IE0[1] (Rising latch Interrupt enable) and CCR0.CFL IE0[2]] (Falling latch

- 178 -

Publication Release Date: May. 04, 2011 Revision V2.00

nuvoton

Interrupt enable) to decide the condition of interrupt occur. Capture channel 1 has the same feature by setting CCR0.CRL_IE1[17] and CCR0.CFL_IE1[18]. And capture channel 0 to channel 3 on each group have the same feature by setting the corresponding control bits in CCR0 and CCR2. For each group, whenever Capture issues Interrupt 0/1/2/3, the PWM counter 0/1/2/3 will be reload at this moment.

The maximum captured frequency that PWM can capture is confined by the capture interrupt latency. When capture interrupt occurred, software will do at least three steps, they are: Read PIIR to get interrupt source and Read CRLRx/CFLRx(x=0 and 3) to get capture value and finally write 1 to clear PIIR. If interrupt latency will take time T0 to finish, the capture signal mustn't transition during this interval (T0). In this case, the maximum capture frequency will be 1/T0. For example:

HCLK = 50 MHz, PWM_CLK = 25 MHz, Interrupt latency is 900 ns

So the maximum capture frequency will is 1/900ns ≈ 1000 kHz

6.6.2 Features

6.6.2.1 PWM function features:

PWM group has two PWM generators. Each PWM generator supports one 8-bit prescaler, one clock divider, two PWM-timers (down counter), one dead-zone generator and two PWM outputs.

- Up to 16 bits resolution
- PWM Interrupt request synchronized with PWM period
- One-shot or Auto-reload mode PWM
- Up to 2 PWM group (PWMA/PWMB) to support 8 PWM channels

6.6.2.2 Capture Function Features:

- Timing control logic shared with PWM Generators
- 8 capture input channels shared with 8 PWM output channels
- Each channel supports one rising latch register (CRLR), one falling latch register (CFLR) and Capture interrupt flag (CAPIFx)



6.6.3 Block Diagram

The Figure 6-29 illustrate the architecture of PWM in pair (Timer 0/1 are in one pair and timer 2/3 are in another one, and so on.).




Figure 6-29 PWM Generator 0 Clock Source Control

nuvoton




Figure 6-30 PWM Generator 0 Architecture Diagram




Figure 6-31 PWM Generator 2 Clock Source Control




Figure 6-32 PWM Generator 2 Architecture Diagram




Figure 6-33 PWM Generator 4 Clock Source Control




Figure 6-34 PWM Generator 4 Architecture Diagram




Figure 6-35 PWM Generator 6 Clock Source Control




Figure 6-36 PWM Generator 6 Architecture Diagram



6.6.4 Function Description

6.6.4.1 PWM-Timer Operation

The PWM period and duty control are configured by PWM down-counter register (CNR) and PWM comparator register (CMR). The PWM-timer timing operation is shown in the Figure 6-38. The pulse width modulation follows the formula as below and the legend of PWM-Timer Comparator is shown in the Figure 6-37 note that the corresponding GPIO pins must be configured as PWM function (enable POE and disable CAPENR) for the corresponding PWM channel.

PWM frequency = PWMxy_CLK/[(prescale+1)*(clock divider)*(CNR+1)]; where xy, could be 01, 23, 45 or 67, depends on selected PWM channel.

- Duty ratio = (CMR+1)/(CNR+1)
- CMR >= CNR: PWM output is always high
- CMR < CNR: PWM low width= (CNR-CMR) unit¹; PWM high width = (CMR+1) unit
- CMR = 0: PWM low width = (CNR) unit; PWM high width = 1 unit

Note: 1. Unit = one PWM clock cycle.




Figure 6-37 Legend of Internal Comparator Output of PWM-Timer




Figure 6-38 PWM-Timer Operation Timing

6.6.4.2 PWM Double Buffering, Auto-reload and One-shot Operation

NuMicro M051[™] series PWM Timers have double buffering function the reload value is updated at the start of next period without affecting current timer operation. The PWM counter value can be written into CNRx and current PWM counter value can be read from PDRx.

The bit CH0MOD in PWM Control Register (PCR) defines PWM0 operates in auto-reload or one-shot mode If CH0MOD is set to one, the auto-reload operation loads CNR0 to PWM counter when PWM counter reaches zero. If CNR0 are set to zero, PWM counter will be halt when PWM counter counts to zero. If CH0MOD is set as zero, counter will be stopped immediately. PWM1~PWM7 performs the same function as PWM0.




Figure 6-39 PWM Double Buffering Illustration



6.6.4.3 Modulate Duty Ratio

The double buffering function allows CMRx written at any point in current cycle. The loaded value will take effect from next cycle.




Figure 6-40 PWM Controller Output Duty Ratio

6.6.4.4 Dead-Zone Generator

NuMicro M051[™] series PWM is implemented with Dead Zone generator. They are built for power device protection. This function generates a programmable time gap to delay PWM rising output. User can program PPRx.DZI to determine the Dead Zone interval.




Figure 6-41 Paired-PWM Output with Dead Zone Generation Operation

- 187 -



6.6.4.5 Capture Operation

The Capture 0 and PWM 0 share one timer that included in PWM 0; and the Capture 1 and PWM 1 share another timer, and etc. The capture always latches PWM-counter to CRLRx when input channel has a rising transition and latches PWM-counter to CFLRx when input channel has a falling transition. Capture channel 0 interrupt is programmable by setting CCR0[1] (Rising latch Interrupt enable) and CCR0[2] (Falling latch Interrupt enable) to decide the condition of interrupt occur. Capture channel 1 has the same feature by setting CCR0[17] and CCR0[18], and etc. Whenever the Capture module issues a capture interrupt, the corresponding PWM counter will be reloaded with CNRx at this moment. Note that the corresponding GPIO pins must be configured as capture function (disable POE and enable CAPENR) for the corresponding capture channel.




Figure 6-42 Capture Operation Timing

At this case, the CNR is 8:

- 1. The PWM counter will be reloaded with CNRx when a capture interrupt flag (CAPIFx) is set.
- 2. The channel low pulse width is (CNR + 1 CRLR).
- 3. The channel high pulse width is (CNR + 1 CFLR).

6.6.4.6 PWM-Timer Interrupt Architecture

There are eight PWM interrupts, PWM0_INT~PWM7_INT, which are divided into PWMA_INT and PWMB_INT for Advanced Interrupt Controller (AIC). PWM 0 and Capture 0 share one interrupt, PWM1 and Capture 1 share the same interrupt and so on. Therefore, PWM function and Capture function in the same channel cannot be used at the same time. The Figure 6-43 and Figure 6-44 demonstrate the architecture of PWM-Timer interrupts.




Figure 6-43 PWM Group A PWM-Timer Interrupt Architecture Diagram




Figure 6-44 PWM Group B PWM-Timer Interrupt Architecture Diagram

- 189 -



6.6.4.7 PWM-Timer Start Procedure

The following procedure is recommended for starting a PWM drive.

- 1. Setup clock selector (CSR)
- 2. Setup prescaler (PPR)
- Setup inverter on/off, dead zone generator on/off, auto-reload/one-shot mode and Stop PWMtimer (PCR)
- 4. Setup comparator register (CMR) for setting PWM duty.
- 5. Setup PWM down-counter register (CNR) for setting PWM period.
- 6. Setup interrupt enable register (PIER)
- Setup corresponding GPIO pins as PWM function (enable POE and disable CAPENR) for the corresponding PWM channel.
- 8. Enable PWM timer start running (Set CHxEN = 1 in PCR)

6.6.4.8 PWM-Timer Stop Procedure

Method 1:

Set 16-bit down counter (CNR) as 0, and monitor PDR (current value of 16-bit down-counter). When PDR reaches to 0, disable PWM-Timer (CHxEN in PCR). (Recommended)

Method 2:

Set 16-bit down counter (CNR) as 0. When interrupt request happens, disable PWM-Timer (CHxEN in PCR). (Recommended)

Method 3:

Disable PWM-Timer directly ((CHxEN in PCR). (Not recommended)

The reason why method 3 is not recommended is that disable CHxEN will immediately stop PWM output signal and lead to change the duty of the PWM output, this may cause damage to the control circuit of motor

- 190 -

nuvoton

6.6.4.9 Capture Start Procedure

- 1. Setup clock selector (CSR)
- 2. Setup prescaler (PPR)
- 3. Setup channel enabled, rising/falling interrupt enable and input signal inverter on/off (CCR0, CCR2)
- 4. Setup PWM down-counter (CNR)
- 5. Setup corresponding GPIO pins as capture function (disable POE and enable CAPENR) for the corresponding PWM channel.
- 6. Enable PWM timer start running (Set CHxEN = 1 in PCR)

- 191 -



6.6.5 Controller Registers Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
	0x4004_0000 (PWN 0x4014_0000 (PWN			
DDD	PWMA_BA+0x00	R/W	PWM Group A Prescaler Register	0x0000_0000
PPR	PWMB_BA+0x00	R/W	PWM Group B Prescaler Register	0x0000_0000
CSR	PWMA_BA+0x04	R/W	PWM Group A Clock Select Register	0x0000_0000
CSK	PWMB_BA+0x04	R/W	PWM Group B Clock Select Register	0x0000_0000
PCR	PWMA_BA+0x08	R/W	PWM Group A Control Register	0x0000_0000
FOR	PWMB_BA+0x08	R/W	PWM Group B Control Register	0x0000_0000
CNR0	PWMA_BA+0x0C	R/W	PWM Group A Counter Register 0	0x0000_0000
	PWMB_BA+0x0C	R/W	PWM Group B Counter Register 0	0x0000_0000
CMR0	PWMA_BA+0x10	R/W	PWM Group A Comparator Register 0	0x0000_0000
CMIKU	PWMB_BA+0x10	R/W	PWM Group B Comparator Register 0	0x0000_0000
PDR0	PWMA_BA+0x14	R	PWM Group A Data Register 0	0x0000_0000
FDRU	PWMB_BA+0x14	R	PWM Group B Data Register 0	0x0000_0000
CNR1	PWMA_BA+0x18	R/W	PWM Group A Counter Register 1	0x0000_0000
CNKI	PWMB_BA+0x18	R/W	PWM Group B Counter Register 1	0x0000_0000
CMR1	PWMA_BA+0x1C	R/W	PWM Group A Comparator Register 1	0x0000_0000
	PWMB_BA+0x1C	R/W	PWM Group B Comparator Register 1	0x0000_0000
PDP1	PWMA_BA+0x20	R	PWM Group A Data Register 1	0x0000_0000
PDR1	PWMB_BA+0x20	R	PWM Group B Data Register 1	0x0000_0000
CNR2	PWMA_BA+0x24	R/W	PWM Group A Counter Register 2	0x0000_0000
CINICA	PWMB_BA+0x24	R/W	PWM Group B Counter Register 2	0x0000_0000

- 192 -

nuvoTon

PWMA_BA+0x28	R/W	PWM Group A Comparator Register 2	0x0000_0000
PWMB_BA+0x28	R/W	PWM Group B Comparator Register 2	0x0000_0000
PWMA_BA+0x2C	R	PWM Group A Data Register 2	0x0000_0000
PWMB_BA+0x2C	R	PWM Group B Data Register 2	0x0000_0000
PWMA_BA+0x30	R/W	PWM Group A Counter Register 3	0x0000_0000
PWMB_BA+0x30	R/W	PWM Group B Counter Register 3	0x0000_0000
PWMA_BA+0x34	R/W	PWM Group A Comparator Register 3	0x0000_0000
PWMB_BA+0x34	R/W	PWM Group B Comparator Register 3	0x0000_0000
PWMA_BA+0x38	R	PWM Group A Data Register 3	0x0000_0000
PWMB_BA+0x38	R	PWM Group B Data Register 3	0x0000_0000
PWMA_BA+0x40	R/W	PWM Group A Interrupt Enable Register	0x0000_0000
PWMB_BA+0x40	R/W	PWM Group B Interrupt Enable Register	0x0000_0000
PWMA_BA+0x44	R/W	PWM Group A Interrupt Indication Register	0x0000_0000
PWMB_BA+0x44	R/W	PWM Group B Interrupt Indication Register	0x0000_0000
PWMA_BA+0x50	R/W	PWM Group A Capture Control Register 0	0x0000_0000
PWMB_BA+0x50	R/W	PWM Group B Capture Control Register 0	0x0000_0000
PWMA_BA+0x54	R/W	PWM Group A Capture Control Register 2	0x0000_0000
PWMB_BA+0x54	R/W	PWM Group B Capture Control Register 2	0x0000_0000
PWMA_BA+0x58	R/W	PWM Group A Capture Rising Latch Register (Channel 0)	0x0000_0000
PWMB_BA+0x58	R/W	PWM Group B Capture Rising Latch Register (Channel 0)	0x0000_0000
PWMA_BA+0x5C	R/W	PWM Group A Capture Falling Latch Register (Channel 0)	0x0000_0000
PWMB_BA+0x5C	R/W	PWM Group B Capture Falling Latch Register (Channel 0)	0x0000_0000
PWMA_BA+0x60	R/W	PWM Group A Capture Rising Latch Register (Channel 1)	0x0000_0000
PWMB_BA+0x60	R/W	PWM Group B Capture Rising Latch Register (Channel 1)	0x0000_0000
PWMA_BA+0x64	R/W	PWM Group A Capture Falling Latch Register (Channel 1)	0x0000_0000
	PWMB_BA+0x28 PWMB_BA+0x2C PWMB_BA+0x30 PWMB_BA+0x30 PWMB_BA+0x34 PWMB_BA+0x34 PWMB_BA+0x38 PWMB_BA+0x38 PWMB_BA+0x40 PWMB_BA+0x40 PWMB_BA+0x40 PWMB_BA+0x44 PWMB_BA+0x50 PWMB_BA+0x50 PWMB_BA+0x50 PWMB_BA+0x50 PWMB_BA+0x54 PWMB_BA+0x54 PWMB_BA+0x54 PWMB_BA+0x554 PWMB_BA+0x554 PWMB_BA+0x554 PWMB_BA+0x556 PWMB_BA+0x560 PWMB_BA+0x560 PWMB_BA+0x560 PWMB_BA+0x560 PWMB_BA+0x560 PWMB_BA+0x560	PWMB_BA+0x28 R/W PWMA_BA+0x2C R PWMB_BA+0x30 R/W PWMB_BA+0x30 R/W PWMB_BA+0x34 R/W PWMB_BA+0x34 R/W PWMB_BA+0x38 R PWMB_BA+0x38 R PWMB_BA+0x40 R/W PWMB_BA+0x40 R/W PWMB_BA+0x40 R/W PWMB_BA+0x41 R/W PWMB_BA+0x44 R/W PWMB_BA+0x44 R/W PWMB_BA+0x50 R/W	PWMB_BA+0x28 R/W PWM Group B Comparator Register 2 PWMA_BA+0x2C R PWM Group A Data Register 2 PWMB_BA+0x2C R PWM Group B Data Register 2 PWMB_BA+0x30 R/W PWM Group B Counter Register 3 PWMB_BA+0x30 R/W PWM Group B Counter Register 3 PWMB_BA+0x34 R/W PWM Group B Comparator Register 3 PWMB_BA+0x34 R/W PWM Group B Comparator Register 3 PWMB_BA+0x38 R PWM Group B Data Register 3 PWMB_BA+0x38 R PWM Group B Data Register 3 PWMB_BA+0x40 R/W PWM Group B Data Register 3 PWMB_BA+0x40 R/W PWM Group B Interrupt Enable Register PWMB_BA+0x44 R/W PWM Group A Interrupt Indication Register PWMB_BA+0x44 R/W PWM Group B Interrupt Indication Register PWMB_BA+0x50 R/W PWM Group B Capture Control Register 0 PWMB_BA+0x50 R/W PWM Group B Capture Control Register 2 PWMB_BA+0x54 R/W PWM Group B Capture Control Register 12 PWMB_BA+0x58 R/W PWM Group B Capture Rising Latch Register (Channel 0) PWMB_BA+0x56 R/W PWM Group B Capture Falling Latch Register (Channel 0) PWMB_BA+0x56 R/W PWM Group B Capture Falling Latch Register (Channel 0) PWMB_BA+0x56 R/W PWM Group B Capture Falling Latch Register (Channel 0) PWMB_BA+0x56 R/W PWM Group B Capture Rising Latch Register (Channel 0) PWMB_BA+0x56 R/W PWM Group B Capture Falling Latch Register (Channel 0) PWMB_BA+0x56 R/W PWM Group B Capture Rising Latch Register (Channel 0) PWMB_BA+0x56 R/W PWM Group B Capture Rising Latch Register (Channel 0) PWMB_BA+0x56 R/W PWM Group B Capture Rising Latch Register (Channel 0) PWMB_BA+0x56 R/W PWM Group B Capture Rising Latch Register (Channel 1) PWMB_BA+0x60 R/W PWM Group B Capture Rising Latch Register (Channel 1)



	PWMB_BA+0x64	R/W	PWM Group B Capture Falling Latch Register (Channel 1)	0x0000_0000
CRLR2	PWMA_BA+0x68	R/W	PWM Group A Capture Rising Latch Register (Channel 2)	0x0000_0000
CRLR2	PWMB_BA+0x68	R/W	PWM Group B Capture Rising Latch Register (Channel 2)	0x0000_0000
CFLR2	PWMA_BA+0x6C	R/W	PWM Group A Capture Falling Latch Register (Channel 2)	0x0000_0000
GFLR2	PWMB_BA+0x6C	R/W	PWM Group B Capture Falling Latch Register (Channel 2)	0x0000_0000
CRLR3	PWMA_BA+0x70	R/W	PWM Group A Capture Rising Latch Register (Channel 3)	0x0000_0000
CRLRS	PWMB_BA+0x70	R/W	PWM Group B Capture Rising Latch Register (Channel 3)	0x0000_0000
CFLR3	PWMA_BA+0x74	R/W	PWM Group A Capture Falling Latch Register (Channel 3)	0x0000_0000
CFLR3	PWMB_BA+0x74	R/W	PWM Group B Capture Falling Latch Register (Channel 3)	0x0000_0000
CAPENR	PWMA_BA+0x78	R/W	PWM Group A Capture Input 0~3 Enable Register	0x0000_0000
CAPENK	PWMB_BA+0x78	R/W	PWM Group B Capture Input 0~3 Enable Register	0x0000_0000
	PWMA_BA+0x7C	R/W	PWM Group A Output Enable for channel 0~3	0x0000_0000
POE	PWMB_BA+0x7C	R/W	PWM Group B Output Enable for channel 0~3	0x0000_0000

- 194 -



6.6.6 Controller Registers Description

PWM Pre-Scale Register (PPR)

Register	Offset	R/W	Description	Reset Value
PPR	PWMA_BA+0x00	R/W	PWM Group A Pre-scale Register	0x0000_0000
PPR	PWMB_BA+0x00	R/W	PWM Group B Pre-scale Register	0x0000_0000

31	30	29	28	27	26	25	24		
	DZI23								
23	22	21	20	19	18	17	16		
			DZ	101					
15	14	13	12	11	10	9	8		
	CP23								
7	6	5	4	3	2	1	0		
	CP01								

Bits	Descriptions	
[31:24]	DZI23	Dead zone interval register for pair of channel2 and channel3 (PWM2 and PWM3 pair for PWM group A, PWM6 and PWM7 pair for PWM group B) These 8 bits determine dead zone length. The unit time of dead zone length is received from corresponding CSR bits.
[23:16]	DZI01	Dead zone interval register for pair of channel 0 and channel 1 (PWM0 and PWM1 pair for PWM group A, PWM4 and PWM5 pair for PWM group B) These 8 bits determine dead zone length. The unit time of dead zone length is received from corresponding CSR bits.
[15:8]	CP23	Clock prescaler 2 (PWM counter 2/ 3 for group A and PWM counter 6/ 7 for group B) Clock input is divided by (CP23 + 1) before it is fed to the corresponding PWM counter If CP23=0, then the clock prescaler 2 output clock will be stopped. So corresponding PWM counter will be stopped also.



		Clock prescaler 0 (PWM counter 0/1 for group A and PWM counter 4/ 5 for group B)
[7:0]	CP01	Clock input is divided by (CP01 + 1) before it is fed to the corresponding PWM counter $\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$
		If CP01=0, then the clock prescaler 0 output clock will be stopped. So corresponding PWM counter will be stopped also.

- 196 -

nuvoTon

PWM Clock Selector Register (CSR)

Register	Offset	R/W	Description	Reset Value
CSR	PWMA_BA+0x04	R/W	PWM Group A Clock Selector Register	0x0000_0000
	PWMB_BA+0x04	R/W	PWM Group B Clock Selector Register	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
Reserved		CSR3		Reserved		CSR2			
7	6	5	4	3	2	1	0		
Reserved		CSR1				CSR0			

Bits	Descriptions						
[31:15]	Reserved	Reserved	eserved				
		Timer 3 Clock Source Selection (PWM timer 3 for group A and PWM timer 7 for group B) Select clock input for PWM timer.					
		CSR3 [14:12]	Input clock divided by				
[14:12]	CSR3	100	1				
		011	16				
		010	8				
		001	4				
		000	2				

nuvoTon

[11]	Reserved	Reserved
[10:8]	CSR2	Timer 2 Clock Source Selection (PWM timer 2 for group A and PWM timer 6 for group B) Select clock input for PWM timer. (Table is the same as CSR3)
[7]	Reserved	Reserved
[6:4]	CSR1	Timer 1 Clock Source Selection (PWM timer 1 for group A and PWM timer 5 for group B) Select clock input for PWM timer. (Table is the same as CSR3)
[3]	Reserved	Reserved
[2:0]	CSR0	Timer 0 Clock Source Selection (PWM timer 0 for group A and PWM timer 4 for group B) Select clock input for PWM timer. (Table is the same as CSR3)

nuvoTon

PWM Control Register (PCR)

Register	Offset	R/W	Description	Reset Value
PCR	PWMA_BA+0x08	R/W	PWM Group A Control Register (PCR)	0x0000_0000
	PWMB_BA+0x08	R/W	PWM Group B Control Register (PCR)	0x0000_0000

31	30	29	28	27	26	25	24	
	Rese	erved		СНЗМОД	CH3INV	Reserved	CH3EN	
23	22	21	20	19	18	17	16	
	Rese	erved		CH2MOD	CH2INV	Reserved	CH2EN	
15	14	13	14 13	12	11	10	9	8
Reserved				CH1MOD	CH1INV	Reserved	CH1EN	
7	6	5	4	3	2	1	0	
Reserved DZEN23 DZEN01				CH0MOD	CHOINV	Reserved	CH0EN	

Bits	Descriptions	
[31:28]	Reserved	Reserved
		PWM-Timer 3 Auto-reload/One-Shot Mode (PWM timer 3 for group A and PWM timer 7 for group B)
[27]	СНЗМОД	1 = Auto-reload Mode
		0 = One-Shot Mode
		Note: If there is a rising transition at this bit, it will cause CNR3 and CMR3 be clear.
[36]	CH3INV	PWM-Timer 3 Output Inverter ON/OFF (PWM timer 3 for group A and PWM timer 7 for group B)
[26]		1 = Inverter ON
		0 = Inverter OFF
[25]	Reserved	Reserved
[24]	CH3EN	PWM-Timer 3 Enable/Disable Start Run (PWM timer 3 for group A and

nuvoTon

[8]	CH1EN	PWM-Timer 1 Enable/Disable Start Run (PWM timer 1 for group A and
[9]	Reserved	Reserved
		0 = Inverter OFF
[10]	CH1INV	1 = Inverter ON
[40]	OH4BN/	PWM-Timer 1 Output Inverter ON/OFF (PWM timer 1 for group A and PWM timer 5 for group B)
		Note: If there is a rising transition at this bit, it will cause CNR1 and CMR1 be clear.
ניין	OTT INIOD	0 = One-Shot Mode
[11]	CH1MOD	1 = Auto-load Mode
		PWM-Timer 1 Auto-reload/One-Shot Mode (PWM timer 1 for group A and PWM timer 5 for group B)
[15:12]	Reserved	Reserved
		0 = Stop corresponding PWM-Timer Running
[16]	CH2EN	1 = Enable corresponding PWM-Timer Start Run
		PWM-Timer 2 Enable/Disable Start Run (PWM timer 2 for group A and PWM timer 6 for group B)
[17]	Reserved	Reserved
		0 = Inverter OFF
[18]	CHZINV	1 = Inverter ON
[10]	CH2INV	PWM-Timer 2 Output Inverter ON/OFF (PWM timer 2 for group A and PWM timer 6 for group B)
		Note: If there is a rising transition at this bit, it will cause CNR2 and CMR2 be clear.
		0 = One-Shot Mode
[19]	CH2MOD	1 = Auto-reload Mode
		PWM-Timer 2 Auto-reload/One-Shot Mode (PWM timer 2 for group A and PWM timer 6 for group B)
[23:20]	Reserved	Reserved
		0 = Stop corresponding PWM-Timer Running
		1 = Enable corresponding PWM-Timer Start Run
		PWM timer 7 for group B)

- 200 -

nuvoTon

		PWM timer 5 for group B)
		1 = Enable corresponding PWM-Timer Start Run
		0 = Stop corresponding PWM-Timer Running
[7:6]	Reserved	Reserved
		Dead-Zone 2 Generator Enable/Disable (PWM2 and PWM3 pair for PWM group A, PWM6 and PWM7 pair for PWM group B)
		1 = Enable
[5]	DZEN23	0 = Disable
		Note: When Dead-Zone Generator is enabled, the pair of PWM2 and PWM3 becomes a complementary pair for PWM group A and the pair of PWM6 and PWM7 becomes a complementary pair for PWM group B.
		Dead-Zone 0 Generator Enable/Disable (PWM0 and PWM1 pair for PWM group A, PWM4 and PWM5 pair for PWM group B)
	DZEN01	1 = Enable
[4]		0 = Disable
		Note: When Dead-Zone Generator is enabled, the pair of PWM0 and PWM1 becomes a complementary pair for PWM group A and the pair of PWM4 and PWM5 becomes a complementary pair for PWM group B.
		PWM-Timer 0 Auto-reload/One-Shot Mode (PWM timer 0 for group A and PWM timer 4 for group B)
[3]	CH0MOD	1 = Auto-reload Mode
[٥]	CHOWOD	0 = One-Shot Mode
		Note: If there is a rising transition at this bit, it will cause CNR0 and CMR0 be clear.
101		PWM-Timer 0 Output Inverter ON/OFF (PWM timer 0 for group A and PWM timer 4 for group B)
[2]	CH0INV	1 = Inverter ON
		0 = Inverter OFF
[1]	Reserved	Reserved
[0]	CHOEN	PWM-Timer 0 Enable/Disable Start Run (PWM timer 0 for group A and PWM timer 4 for group B)
[0]	CH0EN	1 = Enable corresponding PWM-Timer Start Run
		0 = Stop corresponding PWM-Timer Running

nuvoTon

PWM Counter Register 3-0 (CNR3-0)

Register	Offset	R/ V	Description	Reset Value
CNR0	PWMA_BA+0x0C	R/W	PWM Group A Counter Register 0	0x0000_0000
	PWMB_BA+0x0C	R/W	PWM Group B Counter Register 0	0x0000_0000
CNR1	PWMA_BA+0x18	R/W	PWM Group A Counter Register 1	0x0000_0000
Oltiki	PWMB_BA+0x18	R/W	PWM Group B Counter Register 1	0x0000_0000
CNR2	PWMA_BA+0x24	R/W	PWM Group A Counter Register 2	0x0000_0000
ONNE	PWMB_BA+0x24	R/W	PWM Group B Counter Register 2	0x0000_0000
CNR3	PWMA_BA+0x30	R/W	PWM Group A Counter Register 3	0x0000_0000
Citito	PWMB_BA+0x30	R/W	PWM Group B Counter Register 3	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
			CNRx	[15:8]			
7	6	5	4	3	2	1	0
			CNR	(7:0]			

Bits	Descriptions	
[31:16]	Reserved	Reserved
[15:0]	CNRx	PWM Counter/Timer Loaded Value CNR determines the PWM period. PWM frequency = PWMxy_CLK / [(prescale+1)*(clock divider)*(CNR+1)]; where xy, could be 01, 23, 45 or 67, depends on selected PWM channel.

- 202 -

nuvoTon

	•	Duty ratio = $(CMR+1)/(CNR+1)$.
	•	CMR >= CNR: PWM output is always high.
	•	CMR < CNR: PWM low width = (CNR-CMR) unit; PWM high width = $(CMR+1)$ unit.
	•	CMR = 0: PWM low width = (CNR) unit; PWM high width = 1 unit
	(Uni	t = one PWM clock cycle)
	Note	e: Any write to CNR will take effect in next PWM cycle.

nuvoTon

PWM Comparator Register 3-0 (CMR3-0)

Register	Offset	R/W	Description	Reset Value
CMR0	PWMA_BA+0x10	R/W	PWM Group A Comparator Register 0	0x0000_0000
	PWMB_BA+0x10	R/W	PWM Group B Comparator Register 0	0x0000_0000
CMR1	PWMA_BA+0x1C	R/W	PWM Group A Comparator Register 1	0x0000_0000
OMICI	PWMB_BA+0x1C	R/W	PWM Group B Comparator Register 1	0x0000_0000
CMR2	PWMA_BA+0x28	R/W	PWM Group A Comparator Register 2	0x0000_0000
OMITE	PWMB_BA+0x28	R/W	PWM Group B Comparator Register 2	0x0000_0000
CMR3	PWMA_BA+0x34	R/W	PWM Group A Comparator Register 3	0x0000_0000
J	PWMB_BA+0x34	R/W	PWM Group B Comparator Register 3	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
			CMRx	[15:8]			
7	6	5	4	3	2	1	0
	CMRx [7:0]						

Bits	Descriptions	
[31:16]	Reserved	Reserved
[15:0]	CMRx	PWM Comparator Register CMR determines the PWM duty. PWM frequency = PWMxy_CLK/[(prescale+1)*(clock divider)*(CNR+1)]; where xy, could be 01, 23, 45 or 67, depends on selected PWM channel. Duty ratio = (CMR+1)/(CNR+1).

nuvoTon

١	CMR >= CNR: PWM output is always high.
	CMR < CNR: PWM low width = (CNR-CMR) unit; PWM high width = (CMR+1) unit.
	CMR = 0: PWM low width = (CNR) unit; PWM high width = 1 unit
	(Unit = one PWM clock cycle)
	Note: Any write to CMR will take effect in next PWM cycle.

- 205 -



PWM Data Register 3-0 (PDR 3-0)

Register	Offset	R/W	Description	Reset Value
PDR0	PWMA_BA0+0x14	R	PWM Group A Data Register 0	0x0000_0000
	PWMB_BA0+0x14	R	PWM Group B Data Register 0	0x0000_0000
PDR1	PWMA_BA0+0x20	R	PWM Group A Data Register 1	0x0000_0000
I DKI	PWMB_BA0+0x20	R	PWM Group B Data Register 1	0x0000_0000
PDR2	PWMA_BA0+0x2C	R	PWM Group A Data Register 2	0x0000_0000
I DKZ	PWMB_BA0+0x2C	R	PWM Group B Data Register 2	0x0000_0000
PDR3	PWMA_BA0+0x38	R	PWM Group A Data Register 3	0x0000_0000
	PWMB_BA0+0x38	R	PWM Group B Data Register 3	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
	PDR[15:8]						
7	6	5	4	3	2	1	0
	PDR[7:0]						

Bits	Descriptions				
[31:16]	Reserved	Reserved			
[15:0]	PDRx	PWM Data Register User can monitor PDR to know the current value in 16-bit down counter.			

nuvoTon

PWM Interrupt Enable Register (PIER)

Register	Offset	R/W	Description	Reset Value
PIER	PWMA_BA+0x40	R/W	PWM Group A Interrupt Enable Register	0x0000_0000
	PWMB_BA+0x40	R/W	PWM Group B Interrupt Enable Register	0x0000_0000

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
	Reserved							
7	6	5	4	3	2	1	0	
	Reserved				PWMIE2	PWMIE1	PWMIE0	

Bits	Descriptions	
[31:4]	Reserved	Reserved
[3]	PWMIE3	PWM channel 3 Interrupt Enable 1 = Enable 0 = Disable
[2]	PWMIE2	PWM channel 2 Interrupt Enable 1 = Enable 0 = Disable
[1]	PWMIE1	PWM channel 1 Interrupt Enable 1 = Enable 0 = Disable
[0]	PWMIE0	PWM channel 0 Interrupt Enable 1 = Enable 0 = Disable

Publication Release Date: May. 04, 2011 Revision V2.00

- 207 -

nuvoTon

PWM Interrupt Indication Register (PIIR)

Register	Offset	R/W	Description	Reset Value
PIIR	PWMA_BA+0x44	R/W	PWM Group A Interrupt Indication Register	0x0000_0000
	PWMB_BA+0x44	R/W	PWM Group B Interrupt Indication Register	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
	Reserved						
7	6	5	4	3	2	1	0
	Reserved				PWMIF2	PWMIF1	PWMIF0

Bits	Descriptions	Descriptions				
[31:4]	Reserved	Reserved				
[3]	PWMIF3	PWM channel 3 Interrupt Status Flag is set by hardware when PWM3 down counter reaches zero, software can clear this bit by writing a one to it.				
[2]	PWMIF2	PWM channel 2 Interrupt Status Flag is set by hardware when PWM2 down counter reaches zero, software can clear this bit by writing a one to it.				
[1]	PWMIF1	PWM channel 1 Interrupt Status Flag is set by hardware when PWM1 down counter reaches zero, software can clear this bit by writing a one to it.				
[0]	PWMIF0	PWM channel 0 Interrupt Status Flag is set by hardware when PWM0 down counter reaches zero, software can clear this bit by writing a one to it.				

Note: User can clear each interrupt flag by writing an one to corresponding bit in PIIR.

nuvoTon

Capture Control Register (CCR0)

I	Register	Offset	R/W	Description	Reset Value
	CCR0	PWMA_BA+0x50	R/W	PWM Group A Capture Control Register	0x0000_0000
		PWMB_BA+0x50	R/W	PWM Group B Capture Control Register	0x0000_0000

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
CFLRI1	CRLRI1	Reserved	CAPIF1	CAPCH1EN	CFL_IE1	CRL_IE1	INV1	
15	14	13	12	11	10	9	8	
	Reserved							
7	6	5	4	3	2	1	0	
CFLRI0	CRLRI0	Reserved	CAPIF0	CAPCH0EN	CFL_IE0	CRL_IE0	INV0	

Bits	Descriptions	
[31:24]	Reserved	Reserved
[23]	CFLRI1	CFLR1 Latched Indicator Bit When PWM group input channel 1 has a falling transition, CFLR1 was latched with the value of PWM down-counter and this bit is set by hardware. Clear this bit by writing a one to it.
[22]	CRLRI1	CRLR1 Latched Indicator Bit When PWM group input channel 1 has a rising transition, CRLR1 was latched with the value of PWM down-counter and this bit is set by hardware. Clear this bit by writing a one to it.
[5]	Reserved	Reserved
[20]	CAPIF1	Capture1 Interrupt Indication Flag If PWM group channel 1 rising latch interrupt is enabled (CRL_IE1=1), a rising transition occurs at PWM group channel 1 will result in CAPIF1 to high; Similarly, a falling transition will cause CAPIF1 to be set high if PWM group channel 1 falling latch interrupt is enabled (CFL_IE1=1). This flag is clear by software with a write 1 to itself.



		•
		Capture PWM Group Channel 1 transition Enable/Disable
		1 = Enable capture function on PWM group channel 1.
[19]	CAPCH1EN	0 = Disable capture function on PWM group channel 1
[1,0]	Crit Gillary	When Enable, Capture latched the PMW-counter and saved to CRLR (Rising latch) and CFLR (Falling latch).
		When Disable, Capture does not update CRLR and CFLR, and disable PWM group channel 1 Interrupt.
		PWM Group Channel 1 Falling Latch Interrupt Enable
		1 = Enable falling latch interrupt
[18]	CFL_IE1	0 = Disable falling latch interrupt
		When Enable, if Capture detects PWM group channel 1 has falling transition, Capture issues an Interrupt.
		PWM Group Channel 1 Rising Latch Interrupt Enable
		1 = Enable rising latch interrupt
[17]	CRL_IE1	0 = Disable rising latch interrupt
		When Enable, if Capture detects PWM group channel 1 has rising transition, Capture issues an Interrupt.
		PWM Group Channel 1 Inverter ON/OFF
[16]	INV1	1 = Inverter ON. Reverse the input signal from GPIO before fed to Capture timer
		0 = Inverter OFF
[15:8]	Reserved	Reserved
		CFLR0 Latched Indicator Bit
[7]	CFLRI0	When PWM group input channel 0 has a falling transition, CFLR0 was latched with the value of PWM down-counter and this bit is set by hardware.
		Clear this bit by writing a one to it.
		CRLR0 Latched Indicator Bit
[6]	CRLRI0	When PWM group input channel 0 has a rising transition, CRLR0 was latched with the value of PWM down-counter and this bit is set by hardware.
		Clear this bit by writing a one to it.
[5]	Reserved	Reserved
		Capture0 Interrupt Indication Flag
[4]	CAPIF0	If PWM group channel 0 rising latch interrupt is enabled (CRL_IE0=1), a rising transition occurs at PWM group channel 0 will result in CAPIF0 to high; Similarly, a falling transition will cause CAPIF0 to be set high if PWM group channel 0 falling latch interrupt is enabled (CFL_IE0=1). This flag is clear by software with a write 1 to itself.

-210 -



[3]	CAPCH0EN	Capture Channel 0 transition Enable/Disable 1 = Enable capture function on PWM group channel 0. 0 = Disable capture function on PWM group channel 0 When Enable, Capture latched the PWM-counter value and saved to CRLR (Rising latch) and CFLR (Falling latch). When Disable, Capture does not update CRLR and CFLR, and disable PWM group channel 0 Interrupt.
[2]	CFL_IE0	PWM Group Channel 0 Falling Latch Interrupt Enable ON/OFF 1 = Enable falling latch interrupt 0 = Disable falling latch interrupt When Enable, if Capture detects PWM group channel 0 has falling transition, Capture issues an Interrupt.
[1]	CRL_IE0	PWM Group Channel 0 Rising Latch Interrupt Enable ON/OFF 1 = Enable rising latch interrupt 0 = Disable rising latch interrupt When Enable, if Capture detects PWM group channel 0 has rising transition, Capture issues an Interrupt.
[0] INVO		PWM Group Channel 0 Inverter ON/OFF 1 = Inverter ON. Reverse the input signal from GPIO before fed to Capture timer 0 = Inverter OFF

-211 -

nuvoTon

Capture Control Register (CCR2)

Register	Offset	R/W	Description	Reset Value
CCR2	PWMA_BA+0x54	R/W	PWM Group A Capture Control Register	0x0000_0000
	PWMB_BA+0x54	R/W	PWM Group B Capture Control Register	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	23 22 21 20 19 18 17 16								
CFLRI3	CRLRI3	Reserved	CAPIF3	CAPCH3EN	CFL_IE3	CRL_IE3	INV3		
15	14	13	12	11	10	9	8		
			Rese	erved					
7	6	5	4	3	2	1	0		
CFLRI2	CRLRI2	Reserved	CAPIF2	CAPCH2EN	CFL_IE2	CRL_IE2	INV2		

Bits	Descriptions	
[31:24]	Reserved	Reserved
[23]	CFLRI3	CFLR3 Latched Indicator Bit When PWM group input channel 3 has a falling transition, CFLR3 was latched with the value of PWM down-counter and this bit is set by hardware. Write 1 to clear this bit to zero.
[22]	CRLRI3	CRLR3 Latched Indicator Bit When PWM group input channel 3 has a rising transition, CRLR3 was latched with the value of PWM down-counter and this bit is set by hardware. Write 1 to clear this bit to zero.
[21]	Reserved	Reserved
[20]	CAPIF3	Capture3 Interrupt Indication Flag If PWM group channel 3 rising latch interrupt is enabled (CRL_IE3=1), a rising transition occurs at PWM group channel 3 will result in CAPIF3 to high; Similarly, a falling transition will cause CAPIF3 to be set high if PWM group channel 3 falling latch interrupt is enabled (CFL_IE3=1). Write 1 to clear this bit to zero.

nuvoTon

	_				
		Capture Channel 3 transition Enable/Disable			
		1 = Enable capture function on PWM group channel 3			
[19]	CAPCH3EN	0 = Disable capture function on PWM group channel 3			
[10]	OAI OHSEN	When Enable, Capture latched the PMW-counter and saved to CRLR (Rising latch) and CFLR (Falling latch).			
		When Disable, Capture does not update CRLR and CFLR, and disable PWM group channel 3 Interrupt.			
		PWM Group Channel 3 Falling Latch Interrupt Enable			
		1 = Enable falling latch interrupt			
[18]	CFL_IE3	0 = Disable falling latch interrupt			
		When Enable, if Capture detects PWM group channel 3 has falling transition, Capture issues an Interrupt.			
		PWM Group Channel 3 Rising Latch Interrupt Enable			
		1 = Enable rising latch interrupt			
[17]	CRL_IE3	0 = Disable rising latch interrupt			
		When Enable, if Capture detects PWM group channel 3 has rising transition, Capture issues an Interrupt.			
		PWM Group Channel 3 Inverter ON/OFF			
[16]	INV3	1 = Inverter ON. Reverse the input signal from GPIO before fed to Capture timer			
		0 = Inverter OFF			
[15:8]	Reserved	Reserved			
		CFLR2 Latched Indicator Bit			
[7]	CFLRI2	When PWM group input channel 2 has a falling transition, CFLR2 was latched with the value of PWM down-counter and this bit is set by hardware.			
		Note: Write 1 to clear this bit to zero.			
		CRLR2 Latched Indicator Bit			
[6]	CRLRI2	When PWM group input channel 2 has a rising transition, CRLR2 was latched with the value of PWM down-counter and this bit is set by hardware.			
		Note: Write 1 to clear this bit to zero.			
[5]	Reserved	Reserved			
		Capture2 Interrupt Indication Flag			
[4]	CAPIF2	If PWM group channel 2 rising latch interrupt is enabled (CRL_IE2=1), a rising transition occurs at PWM group channel 2 will result in CAPIF2 to high; Similarly, a falling transition will cause CAPIF2 to be set high if PWM group channel 2 falling latch interrupt is enabled (CFL_IE2=1).			
		Note: Write 1 to clear this bit to zero.			

- 213 -



[3]	CAPCH2EN	Capture Channel 2 transition Enable/Disable 1 = Enable capture function on PWM group channel 2 0 = Disable capture function on PWM group channel 2 When Enable, Capture latched the PWM-counter value and saved to CRLR (Rising latch) and CFLR (Falling latch). When Disable, Capture does not update CRLR and CFLR, and disable PWM group channel 2 Interrupt.
[2]	CFL_IE2	PWM Group Channel 2 Falling Latch Interrupt Enable ON/OFF 1 = Enable falling latch interrupt 0 = Disable falling latch interrupt When Enable, if Capture detects PWM group channel 2 has falling transition, Capture issues an Interrupt.
[1]	CRL_IE2	PWM Group Channel 2 Rising Latch Interrupt Enable ON/OFF 1 = Enable rising latch interrupt 0 = Disable rising latch interrupt When Enable, if Capture detects PWM group channel 2 has rising transition, Capture issues an Interrupt.
[0] INV2		PWM Group Channel 2 Inverter ON/OFF 1 = Inverter ON. Reverse the input signal from GPIO before fed to Capture timer 0 = Inverter OFF

- 214 -

nuvoTon

Capture Rising Latch Register3-0 (CRLR3-0)

Register	Offset	R/W	Description	Reset Value
CRLR0	PWMA_BA+0x58	R	PWM Group A Capture Rising Latch Register (channel 0)	0x0000_0000
CKLKU	PWMB_BA+0x58	R	PWM Group B Capture Rising Latch Register (channel 0)	0x0000_0000
CRLR1	PWMA_BA+0x60 R PWM Group A Capture Rising Latch Register (channel 1)		0x0000_0000	
CKLKI	PWMB_BA+0x60	R	PWM Group B Capture Rising Latch Register (channel 1)	0x0000_0000
CDI Da			PWM Group A Capture Rising Latch Register (channel 2)	0x0000_0000
CKLKZ	PWMB_BA+0x68		PWM Group B Capture Rising Latch Register (channel 2)	0x0000_0000
CRLR3	PWMA_BA+0x70	R	PWM Group A Capture Rising Latch Register (channel 3)	0x0000_0000
CKERS	PWMB_BA+0x70	R	PWM Group B Capture Rising Latch Register (channel 3)	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
			Rese	erved					
15	14	13	12	11	10	9	8		
			CRLR	c [15:8]					
7	6	5	4	3	2	1	0		
	CRLRx [7:0]								

Bits	Descriptions	Descriptions					
[31:16]	Reserved	Reserved					
[15:0]	CRLRx	Capture Rising Latch Register Latch the PWM counter when Channel 0/1/2/3 has rising transition.					

nuvoTon

Capture Falling Latch Register3-0 (CFLR3-0)

Register	Offset	R/W	Description	Reset Value
CFLR0	PWMA_BA+0x5C	R	PWM Group A Capture Falling Latch Register (channel 0)	0x0000_0000
CPLRU	PWMB_BA+0x5C	R	PWM Group B Capture Falling Latch Register (channel 0)	0x0000_0000
CFLR1	PWMA_BA+0x64	R	PWM Group A Capture Falling Latch Register (channel 1)	
CPLRI	PWMB_BA+0x64	R	PWM Group B Capture Falling Latch Register (channel 1)	0x0000_0000
CEL D2			PWM Group A Capture Falling Latch Register (channel 2)	0x0000_0000
CFLR2	PWMB_BA+0x6C		PWM Group B Capture Falling Latch Register (channel 2)	0x0000_0000
CFLR3	PWMA_BA+0x74	R	PWM Group A Capture Falling Latch Register (channel 3)	0x0000_0000
CFLR3	PWMB_BA+0x74	R	PWM Group B Capture Falling Latch Register (channel 3)	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
			Rese	erved					
15	14	13	12	11	10	9	8		
			CFLRx	[15:8]					
7	6	5	4	3	2	1	0		
	CFLRx [7:0]								

Bits	Descriptions	
[31:16]	Reserved	Reserved
[15:0]	CFLRx	Capture Falling Latch Register Latch the PWM counter when Channel 01/2/3 has Falling transition.

nuvoton

Capture Input Enable Register (CAPENR)

Register	Offset	R/W	Description	Reset Value
CAPENR	PWMA_BA+0x78	R/W	PWM Group A Capture Input 0~3 Enable Register	0x0000_0000
	PWMB_BA+0x78	R/W	PWM Group B Capture Input 0~3 Enable Register	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
			Rese	erved			
7	6	5	4	3	2	1	0
	Reserved				CAP	ENR	

Capture Input Enable Register There are four capture inputs from pad. Bit0~Bit3 are used to control each input or OFF. 0 = OFF (PWMx multi-function pin input does not affect input capture function.)	Bits	Descriptions	
1 = ON (PWMx multi-function pin input will affect its input capture function.) CAPENR Bit 3210 for PWM group A Bit xxx1 → Capture channel 0 is from P2.0 Bit xx1x → Capture channel 1 is from P2.1 Bit x1xx → Capture channel 2 is from P2.2 Bit 1xxx → Capture channel 3 is from P2.3 Bit 3210 for PWM group B Bit xxx1 → Capture channel 0 is from P2.4 Bit xx1x → Capture channel 1 is from P2.5 Bit x1xx → Capture channel 2 is from P2.6			There are four capture inputs from pad. Bit0~Bit3 are used to control each inputs ON or OFF. 0 = OFF (PWMx multi-function pin input does not affect input capture function.) 1 = ON (PWMx multi-function pin input will affect its input capture function.) CAPENR Bit 3210 for PWM group A Bit xxxx1 → Capture channel 0 is from P2.0 Bit xx1x → Capture channel 1 is from P2.1 Bit x1xx → Capture channel 2 is from P2.2 Bit 1xxx → Capture channel 3 is from P2.3 Bit 3210 for PWM group B Bit xxxx1 → Capture channel 0 is from P2.4 Bit xxxx1 → Capture channel 1 is from P2.5



PWM Output Enable Register (POE)

Register	Offset	R/W	Description	Reset Value
PWMA_BA+0x7C R/\		R/W	PWM Group A Output Enable Register for channel 0~3	0x0000_0000
POE PWMB_BA+0x7C R/	R/W	PWM Group B Output Enable Register for channel 0~3	0x0000_0000	

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
	Reserved						
7	6	5	4	3	2	1	0
	Reserved				PWM2	PWM1	PWM0

Bits	Descriptions	
[3]	PWM3	PWM Channel 3 Output Enable Register 1 = Enable PWM channel 3 output to pin 0 = Disable PWM channel 3 output to pin Note: The corresponding GPIO pin also must be switched to PWM function
[2]	PWM2	PWM Channel 2 Output Enable Register 1 = Enable PWM channel 2 output to pin 0 = Disable PWM channel 2 output to pin Note: The corresponding GPIO pin also must be switched to PWM function
[1]	PWM1	PWM Channel 1 Output Enable Register 1 = Enable PWM channel 1 output to pin 0 = Disable PWM channel 1 output to pin Note: The corresponding GPIO pin also must be switched to PWM function
[0]	PWM0	PWM Channel 0 Output Enable Register 1 = Enable PWM channel 0 output to pin



0 = Disable PWM channel 0 output to pin
Note: The corresponding GPIO pin also must be switched to PWM function

- 219 -



6.7 Serial Peripheral Interface (SPI) Controller

6.7.1 Overview

The Serial Peripheral Interface (SPI) is a synchronous serial data communication protocol which operates in full duplex mode. Devices communicate in master/slave mode with 4-wire bi-direction interface. NuMicro M051[™] series contains up to two sets of SPI controller performing a serial-to-parallel conversion on data received from a peripheral device, and a parallel-to-serial conversion on data transmitted to a peripheral device. Each set of SPI controller can be set as a master; it also can be configured as a slave device controlled by an off-chip master device.

6.7.2 Features

- Up to two sets of SPI controller
- Support master or slave mode operation
- Configurable bit length up to 32 bits of a transfer word and configurable word numbers up to 2 of a transaction, so the maximum bit length is 64 bits for each data transfer
- Provide burst mode operation, transmit/receive can be transferred up to two times word transaction in one transfer
- Support MSB or LSB first transfer
- Byte or word Suspend Mode
- Variable output serial clock frequency in master mode
- Support two programmable serial clock frequencies in master mode

- 220 -

nuvoTon

6.7.3 SPI Block Diagram




Figure 6-45 SPI Block Diagram



6.7.4 SPI Function Descriptions

Master/Slave Mode

This SPI controller can be set as master or slave mode by setting the SLAVE bit (SPI_CNTRL[18]) to communicate with the off-chip SPI slave or master device. The application block diagrams in master and slave mode are shown in the both Figure 6-46 and Figure 6-47. This SPI controller does not support multi-slave in SPI bus if the controller is set as slave mode. In slave mode, the SPI clock pin must be kept at idle state when the slave select pin is at inactive state.




Figure 6-46 SPI Master Mode Application Block Diagram




Figure 6-47 SPI Slave Mode Application Block Diagram

Publication Release Date: May. 04, 2011 Revision V2.00

nuvoTon

Slave Select

In master mode, this SPI controller can drive one off-chip slave device through the slave select output pin SPISS. In slave mode, the off-chip master device drives the slave select signal from the SPISS input port to this SPI controller. In master/slave mode, the active state of slave select signal can be programmed to low active or high active in SS_LVL bit (SPI_SSR [2]), and the SS_LTRIG bit (SPI_SSR [4]) define the slave select signal SPISS is level trigger or edge trigger. The selection of trigger condition depends on what type of peripheral slave/master device is connected.

In slave mode, if the SS_LTRIG bit is configured as level trigger, the LTRIG_FLAG bit (SPI_SSR[5]) is used to indicate if both the received number and received bits met the requirement which defines in TX_NUM and TX_BIT_LEN among one transaction done (the transaction done means the slave select has deactivated.)

Level-trigger / Edge-trigger

In slave mode, the slave select signal can be configured as level-trigger or edge-trigger. In edge-trigger, the data transfer starts from an active edge and ends on an inactive edge. If master does not send an inactive edge to slave, the transfer procedure will not be completed and the interrupt flag of slave will not be set. In level-trigger, the following two conditions will terminate the transfer procedure and the interrupt flag of slave will be set. The first condition, if master set the slave select pin to inactive level, it will force slave device to terminate the current transfer no matter how many bits have been transferred and the interrupt flag will be set. User can read the status of LTRIG_FLAG bit to check if the data has been completely transferred. The second condition is that if the number of transferred bits matches the settings of TX_NUM and TX_BIT_LEN, the interrupt flag of slave will be set.

Automatic Slave Select

In master mode, if the bit AUTOSS(SPI_SSR[3]) is set, the slave select signal will be generated automatically and output to SPISS pin according to **SSR[0]** (SPI_SSR[0]) whether be enabled or not. It means that the slave select signal, which is selected in **SSR [0]**, will be asserted by the SPI controller when transmit/receive is started by setting the **GO_BUSY** bit (SPI_CNTRL [0]) and will be de-asserted after the data transfer is finished. If the AUTOSS bit is cleared, the slave select output signal will be asserted/de-asserted by manual setting/clearing the related bits of SPI_SSR[1:0]. The active state of the slave select output signal is specified in SS_LVL bit (SPI_SSR [2]).

Serial Clock

In master mode, set the DIVIDER (SPI_DIVIDER [15:0]) register to program the output frequency of serial clock to the SPICLK output port. It also supports the variable frequency function if the VARCLK_EN bit (SPI_CNTRL[23]) is enabled. In this case the each bit output frequency of serial clock can be programmed at one frequency of two different frequencies which depend on the DIVIDER and DIVIDER2 (SPI_DIVIDER[31:16]) settings. The serial clock rate of each cycle is depended on the setting of the SPI_VARCLK register.

- 223 -

Publication Release Date: May. 04, 2011 Revision V2.00



In slave mode, the off-chip master device drives the serial clock through the SPICLK input port to this SPI controller.

Clock Polarity

The CLKP bit (SPI_CNTRL [11]) defines the serial clock idle stat. If CLKP = 1, the output SPICLK is idle at high state, otherwise it is at low state if CLKP = 0.

- 224 -



Transmit/Receive Bit Length

The bit length of a transaction word is defined in TX_BIT_LEN bit field (SPI_CNTRL [7:3]). It can be configured up to 32 bits length in a transfer word for transmitting and receiving.

Burst Mode

SPI controller can switch to burst mode by setting TX_NUM bit field (SPI_CNTRL [9:8]) to 0x01. In burst mode, SPI can transmit/receive two transactions in one transfer. The SPI burst mode waveform is shown below:




Figure 6-48 Two Transactions in One Transfer (Burst Mode)

LSB First

The LSB bit (SPI_CNTRL [10]) defines the data transmission either from LSB or MSB firstly to start to transmit/receive data.

Transmit Edge

The TX_NEG bit (SPI_CNTRL [2]) defines the data transmitted out either at negative edge or at positive edge of serial clock SPICLK.

Receive Edge

The RX_NEG bit (SPI_CNTRL [1]) defines the data received in either at negative edge or at positive edge of serial clock SPICLK.

Note: the settings of TX_NEG and RX_NEG are mutual exclusive. In other words, don't transmit and receive data at the same clock edge.



Word Suspend

These four bits field of SP_CYCLE (SPI_CNTRL [15:12]) provide a configurable suspend interval $2 \sim 17$ serial clock periods between two successive transaction words in master mode. The suspend interval is from the last falling clock edge of the preceding transaction word to the first rising clock edge of the following transaction word if CLKP = 0. If CLKP = 1, the interval is from the rising clock edge of the preceding transaction word to the falling clock edge of the following transfer word. The default value of SP_CYCLE is 0x0 (2 serial clock cycles), but set these bits field has no any effects on data transaction process if TX_NUM = 0x00. Byte reorder function is only available when TX_BIT_LEN is configured as 16, 24, and 32 bits.

Byte Reorder

When the transfer is set as MSB first (LSB = 0) and the REORDER is enabled, the data stored in the TX buffer and RX buffer will be rearranged in the order as [BYTE0, BYTE1, BYTE2, BYTE3] in TX_BIT_LEN = 32 bits mode, and the sequence of transmitted/received data will be BYTE0, BYTE1, BYTE2, and then BYTE3. If the TX_BIT_LEN is set as 24-bits mode, the data in TX buffer and RX buffer will be rearranged as [unknown byte, BYTE0, BYTE1, BYTE2]. The SPI controller will transmit/receive data with the sequence of BYTE0, BYTE1 and then BYTE2. Each byte will be transmitted/received with MSB first. The rule of 16-bits mode is the same as above.




Figure 6-49 Byte Reorder



Byte Suspend

In master mode, if SPI_CNTRL[19] is set to 1, the hardware will insert a suspend interval 2 \sim 17 serial clock periods between two successive bytes in a transaction word. Both settings of byte suspend and word suspend are configured in SP_CYCLE. Note that when enable the byte suspend function, the setting of TX_BIT_LEN must be programmed as 0x00 only (32-bit per transaction word).




Figure 6-50 Timing Waveform for Byte Suspend

REORDER	Description
00	Disable both byte reorder function and byte suspend interval.
01	Enable byte reorder function and insert a byte suspend internal (2~17 SPICLK) among each byte. The setting of TX_BIT_LEN must be configured as 0x00 (32 bits/ word)
10	Enable byte reorder function but disable byte suspend function.
11	Disable byte reorder function, but insert a suspend interval (2~17 SPICLK) among each byte. The setting of TX_BIT_LEN must be configured as 0x00 (32 bits/ word)

Table 11-1 Byte Order and Byte Suspend Conditions

Interrupt

Each SPI controller can generates an individual interrupt when data transfer is finished and the respective interrupt event flag **IF** (SPI_CNTRL [16]) will be set. The interrupt event flag will generates an interrupt to CPU if the interrupt enable bit **IE** (SPI_CNTRL [17]) is set. The interrupt event flag **IF** can be cleared only by writing 1 to it.



Variable Serial Clock Frequency

In master mode, the output of serial clock can be programmed as variable frequency pattern if the Variable Clock Enable bit VARCLK_EN (SPI_CNTRL [23]) is enabled. The frequency pattern format is defined in VARCLK (SPI_VARCLK [31:0]) register. If the bit content of VARCLK is '0' the output frequency is according with the DIVIDER (SPI_DIVIDER[15:0]) and if the bit content of VARCLK is '1', the output frequency is according to the DIVIDER2 (SPI_DIVIDER[31:16]). The Figure 6-51 is the timing relationship among the serial clock (SPICLK), the VARCLK, the DIVIDER and the DIVIDER2 registers. A two-bit combination in the VARCLK defines one clock cycle. The bit field VARCLK [31:30] defines the first clock cycle of SPICLK. The bit field VARCLK [29:28] defines the second clock cycle of SPICLK and so on. The clock source selections are defined in VARCLK and it must be set 1 cycle before the next clock option. For example, if there are 5 CLK1 cycle in SPICLK, the VARCLK shall set 9 '0' in the MSB of VARCLK. The 10th shall be set as '1' in order to switch the next clock source is CLK2. Note that when enable the VARCLK_EN bit, the setting of TX BIT LEN must be programmed as 0x10 (16 bits mode only).




Figure 6-51 Variable Serial Clock Frequency



6.7.5 SPI Timing Diagram

The active state of slave select signal can be defined by the settings of SS_LVL bit (SPI_SSR[2]) and SS_LTRIG bit (SPI_SSR[4]). The serial clock (SPICLK) idle state can be configured as high state or low state by setting the CLKP bit (SPI_CNTRL [11]). It also provides the bit length of a transfer word in TX_BIT_LEN (SPI_CNTRL [7:3]), the transfer number in TX_NUM (SPI_CNTRL [8]), and transmit/receive data from MSB or LSB first in LSB bit (SPI_CNTRL [10]). Users also can select which edge of serial clock to transmit/receive data in TX_NEG/RX_NEG (SPI_CNTRL [2:1]) registers. Four SPI timing diagrams for master/slave operations and the related settings are shown from Figure 6-52 to Figure 6-55.




Figure 6-52 SPI Timing in Master Mode

nuvoTon




Figure 6-53 SPI Timing in Master Mode (Alternate Phase of SPICLK)




Figure 6-54 SPI Timing in Slave Mode

nuvoton




Figure 6-55 SPI Timing in Slave Mode (Alternate Phase of SPICLK)

nuvoton

6.7.6 SPI Programming Examples

Example 1, SPI controller is set as a master to access an off-chip slave device with following specifications:

- Data bit is latched on positive edge of serial clock
- Data bit is driven on negative edge of serial clock
- Data is transferred from MSB first
- SPICLK is idle at low state
- Only one byte of data to be transmitted/received in a transfer
- Use the first SPI slave select pin to connect with an off-chip slave device. Slave select signal is active low

Basically, the specification of the connected off-chip slave device should be referred in details before the following steps:

- 1) Set the DIVIDER (SPI_DIVIDER [15:0]) register to determine the output frequency of serial clock.
- 2) Write the SPI SSR register a proper value for the related settings of master mode
 - 1. Disable the Automatic Slave Select bit AUTOSS(SPI SSR[3] = 0)
 - Select low level trigger output of slave select signal in the <u>Slave Select Active Level</u> bit SS_LVL (SPI_SSR[2] = 0) and <u>Slave Select Level Trigger</u> bit SS_LTRIG (SPI_SSR[4] = 1)
 - 3. Select slave select signal to be output active at the IO pin by setting the respective <u>Slave Select Register</u> bits SSR[0] (SPI_SSR[0]) to active the off-chip slave devices
- 3) Write the related settings into the SPI CNTRL register to control this SPI master actions
 - 1. Set this SPI controller as master device in SLAVE bit (SPI_CNTRL[18] = 0)
 - 2. Force the serial clock idle state at low in CLKP bit (SPI CNTRL[11] = 0)
 - Select data transmitted at negative edge of serial clock in TX_NEG bit (SPI_CNTRL[2] = 1)
 - 4. Select data latched at positive edge of serial clock in RX_NEG bit (SPI_CNTRL[1] = 0)

 Publication Release Date: May. 04, 2011

 232 Revision V2.00

nuvoton

- 5. Set the bit length of word transfer as 8 bits in TX_BIT_LEN bit field (SPI_CNTRL[7:3] = 0x08)
- 6. Set only one time of word transfer in TX_NUM (SPI_CNTRL[9:8] = 0x0)
- 7. Set MSB transfer first in MSB bit (SPI_CNTRL[10] = 0), and don't care the SP_CYCLE bit field (SPI_CNTRL[15:12]) due to not burst mode in this case
- 4) If this SPI master will transmits (writes) one byte data to the off-chip slave device, write the byte data that will be transmitted into the TX0[7:0] (SPI_TX0[7:0]) register.
- 5) If this SPI master just only receives (reads) one byte data from the off-chip slave device, you don't need to care what data will be transmitted and just write 0xFF into the SPI_TX0[7:0] register.
- 6) Enable the GO_BUSY bit (SPI_CNTRL [0] = 1) to start the data transfer at the SPI interface.
- 7) Waiting for SPI interrupt occurred (if the Interrupt Enable IE bit is set) or just polling the GO_BUSY bit till it be cleared to 0 by hardware automatically.
- 8) Read out the received one byte data from RX0 [7:0] (SPI_RX0[7:0]) register.
- 9) Go to 4) to continue another data transfer or set SSR [0] to 0 to inactivate the off-chip slave devices.

Example 2, SPI controller is set as a slave device that are controlled by an off-chip master device, and supposes the off-chip master device to access the on-chip SPI slave controller through the SPI interface with the following specifications:

- Data bit is latched on positive edge of serial clock
- Data bit is driven on negative edge of serial clock
- Data is transferred from LSB first
- SPICLK is idle at high state
- Only one byte of data to be transmitted/received in a transfer
- Slave select signal is high level trigger

Basically, the specification of the connected off-chip master device should be configured detailed before the following steps

1) Write the SPI SSR register a proper value for the related settings of slave mode

Publication Release Date: May. 04, 2011 Revision V2.00

- 233 -

nuvoTon

Select high level and level trigger for the input of slave select signal by setting the Slave Select Active Level bit SS_LVL (SPI_SSR[2] = 1) and the Slave Select Level Trigger bit SS_LTRIG (SPI_SSR[4] = 1).

- 2) Write the related settings into the SPI_CNTRL register to control this SPI slave actions
 - 1. Set this SPI controller as slave device in SLAVE bit (SPI_CNTRL[18] = 1)
 - 2. Select the serial clock idle state at high in CLKP bit (SPI_CNTRL[11] = 1)
 - Select data transmitted at negative edge of serial clock in TX_NEG bit (SPI_CNTRL[2] = 1)
 - 4. Select data latched at positive edge of serial clock in RX_NEG bit (SPI_CNTRL[1] = 0)
 - 5. Set the bit length of word transfer as 8 bits in TX_BIT_LEN bit field (SPI_CNTRL[7:3] = 0x08)
 - 6. Set only one time of word transfer in TX NUM (SPI CNTRL[9:8] = 0x0)
 - 7. Set LSB transfer first in LSB bit (SPI_CNTRL[10] = 1), and don't care the SP_CYCLE bit field (SPI_CNTRL[15:12]) due to not burst mode in this case.
- 3) If this SPI slave will transmits (be read) one byte data to the off-chip master device, write the byte data that will be transmitted into the TX0 [7:0] (SPI_TX0[7:0]) register.
- 4) If this SPI slave just only receives (be written) one byte data from the off-chip master device, you don't care what data will be transmitted and just write 0xFF into the SPI_TX0[7:0] register.
- 5) Enable the GO_BUSY bit (SPI_CNTRL[0] = 1) to wait for the slave select trigger input and serial clock input from the off-chip master device to start the data transfer at the SPI interface.
 - Waiting for SPI interrupt occurred (if the Interrupt Enable IE bit is set) or just polling the GO_BUSY bit till it be cleared to 0 by hardware automatically.
- 6) Read out the received one byte data from RX[7:0] (SPI_RX0[7:0]) register
- 7) Go to 3) to continue another data transfer or disable the GO BUSY bit to stop data transfer.

- 234 -



6.7.7 SPI Controller Registers Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value	
SPI0_BA = 0x4003_0000 SPI1_BA = 0x4003_4000					
SPI_CNTRL	SPIx_BA+ 0x00	R/W	Control and Status Register	0xXX00_0004	
SPI_DIVIDER	SPIx_BA+ 0x04	R/W	Clock Divider Register	0x0000_0000	
SPI_SSR	SPIx_BA+ 0x08	R/W	Slave Select Register	0x0000_0000	
SPI_RX0	SPIx_BA+ 0x10	R	Data Receive Register 0	0x0000_0000	
SPI_RX1	SPIx_BA+ 0x14	R	Data Receive Register 1	0x0000_0000	
SPI_TX0	SPIx_BA+ 0x20	W	Data Transmit Register 0	0x0000_0000	
SPI_TX1	SPIx_BA+ 0x24	W	Data Transmit Register 1	0x0000_0000	
SPI_VARCLK	SPIx_BA+ 0x34	R/W	Variable Clock Pattern Register	0x007F_FF87	

NOTE 1: When software programs CNTRL, the ${\sf GO_BUSY}$ bit should be written last.



6.7.8 SPI Controller Registers Description

SPI Control and Status Register (SPI_CNTRL)

Register	Offset	R/W	Description	Reset Value
SPI_CNTRL	SPIx_BA+ 0x00	R/W	Control and Status Register	0xXX00_0004

31	30	29	28	27	26	25	24
	Reserved						
23	22	21	20	19	18	17	16
VARCLK_EN	Reserved		REORDER		SLAVE	IE	IF
15	14	13	12	11	10	9	8
	SP_CYCLE			CLKP	LSB	TX_	NUM
7	7 6 5			3	2	1	0
		TX_BIT_LEN		TX_NEG	RX_NEG	GO_BUSY	

Bits	Descriptions	Descriptions			
[31:24]	Reserved	Reserved			
[23]	VARCLK_EN	Variable Clock Enable (Master Only) 0 = The serial clock output frequency is fixed and decided only by the value of DIVIDER. 1 = The serial clock output frequency is variable. The output frequency is decided by the value of VARCLK, DIVIDER, and DIVIDER2. Note that when enable this VARCLK_EN bit, the setting of TX_BIT_LEN must be programmed as 0x10 (16 bits mode)			
[22:21]	Reserved	Must be kept as 0.			
[20:19]	REORDER	Reorder Mode Select 00 = Disable both Byte Reorder and byte suspend functions. 01 = Enable Byte Reorder function and insert a byte suspend interval (2~17 serial clock cycles) among each byte. The setting of TX_BIT_LEN must be configured as 0x00. (32 bits/word)			

nuvoTon

		10 = Enable Byte Reorder function, but disable byte suspend function.
		11 = Disable Byte Reorder function, but insert a suspend interval (2~17 serial clock cycles) among each byte. The setting of TX_BIT_LEN must be configured as 0x00. (32 bits/word)
		Note:
		Byte reorder function is only available if TX_BIT_LEN is defined as 16, 24, and 32 bits.
		In slave mode with level-trigger configuration, if the byte suspend function is enabled, the slave select pin must be kept at active state during the successive four bytes transfer.
		Slave Mode Indication
[18]	SLAVE	0 = Master mode.
		1 = Slave mode.
		Interrupt Enable
[17]	IE	0 = Disable SPI Interrupt.
		1 = Enable SPI Interrupt.
		Interrupt Flag
[16]	IF	0 = It indicates that the transfer dose not finish yet.
		1 = It indicates that the transfer is done.
		Suspend Interval (Master Only)
		These four bits provide configurable suspend interval between two successive transmit/receive transaction in a transfer. The suspend interval is from the last falling clock edge of the current transaction to the first rising clock edge of the successive transaction if CLKP = 0. If CLKP = 1, the interval is from the rising clock edge to the falling clock edge. The default value is 0x0. When TX_NUM = 00b, setting this field has no effect on transfer. The desired suspend interval is obtained according to the following equation:
[15:12]	SP_CYCLE	(SP_CYCLE[3:0] + 2) * period of SPICLK
		SP_CYCLE = 0x0 2 SPICLK clock cycle
		SP_CYCLE = 0x1 3 SPICLK clock cycle
		SP_CYCLE = 0xe 16 SPICLK clock cycle
		SP_CYCLE = 0xf 17 SPICLK clock cycle
		Clock Polarity
[11]	CLKP	0 = SPICLK idle low.
		1 = SPICLK idle high.

- 237 -

nuvoTon

		0 = The MSB is transmitted/received first (which bit in SPI_TX0/1 and SPI_RX0/1 register that is depends on the TX_BIT_LEN field).
		1 = The LSB is sent first on the line (bit 0 of SPI_TX0/1), and the first bit received from the line will be put in the LSB position in the RX register (bit 0 of SPI_RX0/1).
		Numbers of Transmit/Receive Word
		This field specifies how many transmit/receive word numbers should be executed in one transfer.
		00 = Only one transmit/receive word will be executed in one transfer.
[9:8]	TX_NUM	01 = Two successive transmit/receive word will be executed in one transfer.
[5.0]		10 = Reserved.
		11 = Reserved.
		Note: in slave mode with level-trigger configuration, if TX_NUM is set to 01, the slave select pin must be kept at active state during the successive data transfer.
		Transmit Bit Length
		This field specifies how many bits are transmitted in one transaction. Up to 32 bits can be transmitted.
		TX_BIT_LEN = 0x01 1 bit
[7:3]	TX_BIT_LEN	TX_BIT_LEN = 0x02 2 bits
		TX_BIT_LEN = 0x1f 31 bits
		TX_BIT_LEN = 0x00 32 bits
		Transmit At Negative Edge
[2]	TX_NEG	0 = The transmitted data output signal is changed at the rising edge of SPICLK.
		1 = The transmitted data output signal is changed at the falling edge of SPICLK.
		Receive At Negative Edge
[1]	RX_NEG	0 = The received data input signal is latched at the rising edge of SPICLK.
		1 = The received data input signal is latched at the falling edge of SPICLK.
		Go and Busy Status
		0 = Writing 0 to this bit to stop data transfer if SPI is transferring.
[0]	GO_BUSY	1= In master mode, writing 1 to this bit to start the SPI data transfer; in slave mode, writing 1 to this bit indicates that the slave is ready to communicate with a master.
		During the data transfer, this bit keeps the value of 1. As the transfer is finished, this bit will be cleared automatically.
		NOTE: All registers should be set before writing 1 to this GO_BUSY bit.

nuvoTon

SPI Divider Register (SPI DIVIDER)

Register	Offset	R/W	Description	Reset Value
SPI_DIVIDER	SPIx_BA+0x04	R/W	Clock Divider Register (Master Only)	0x0000_0000

31	30	29	28	27	26	25	24
			DIVIDE	R2[15:8]			
23	22	21	20	19	18	17	16
			DIVIDE	R2[7:0]			
15	14	13	12	11	10	9	8
			DIVIDE	R[15:8]			
7	6	5	4	3	2	1	0
	DIVIDER[7:0]						

Bits	Descriptions	
		Clock Divider 2 Register (master only)
		The value in this field is the 2 nd frequency divider for generating the serial clock on the output SPICLK. The desired frequency is obtained according to the following equation:
[31:16]	DIVIDER	$f_{sclk} = \frac{f_{psclk}}{(DIVIDER2 + 1) * 2}$
		If VARCLK_EN is cleared to 0, this setting is unmeaning.
		Clock Divider Register (master only)
		The value in this field is the frequency divider for generating the serial clock on the output SPICLK. The desired frequency is obtained according to the following equation:
[15:0]		$f_{sclk} = \frac{f_{psclk}}{(DIVIDER+1)*2}$
		In slave mode, the period of SPI clock driven by a master shall equal or over 5 times the period of PCLK. In other words, the maximum frequency of SPI clock is the fifth of the frequency of slave's PCLK.

nuvoton

SPI Slave Select Register (SPI SSR)

Register	Offset	R/W	Description	Reset Value
SPI_SSR	SPI0_BA+ 0x08	R/W	Slave Select Register	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
	Reserved						
7	6	5	4	3	2	1	0
Rese	Reserved LTRIG_FLAG SS_LTRIG AUTOSS SS_LVL Reserved SSF					SSR	

Bits	Descriptions	
[31:6]	Reserved	Reserved
		Level Trigger Flag
		When the SS_LTRIG bit is set in slave mode, this bit can be read to indicate the received bit number is met the requirement or not.
[5]	LTRIG_FLAG	1 = The transaction number and the transferred bit length met the specified requirements which defined in TX_NUM and TX_BIT_LEN.
		0 = The transaction number or the transferred bit length of one transaction does not meet the specified requirements.
		Note: This bit is READ only
		Slave Select Level Trigger (Slave only)
[4]	SS_LTRIG	0 = The input slave select signal is edge-trigger. This is the default value. It depends on SS_LVL to decide the signal is active at falling-edge or rising-edge.
		1 = The slave select signal will be level-trigger. It depends on SS_LVL to decide the signal is active low or active high.
		Automatic Slave Select (Master only)
	AUTOSS	0 = If this bit is cleared, slave select signal will be asserted and de-asserted by setting and clearing SSR[0].
[3] AU		1 = If this bit is set, SPISS0/1 signal will be generated automatically. It means that device/slave select signal, which is set in SSR[0], will be asserted by the SPI controller when transmit/receive is started by setting GO_BUSY, and will be deasserted after each transmit/receive is finished.

nuvoTon

		Slave Select Active Level
[2]	SS LVL	It defines the active state of slave select signal (SPISS0/1).
[2]	33_LVL	0 = The slave select signal SPISS0/1 is active at low-level/falling-edge.
		1 = The slave select signal SPISS0/1 is active at high-level/rising-edge.
[1]	Reserved	Reserved
		Slave Select Register (Master only)
		If AUTOSS bit is cleared, writing 1 to this bit sets the SPISSx line to an active state and writing 0 sets the line back to inactive state.
[0] SSR	SSR	If AUTOSS bit is set, writing 0 to this bit will keep the SPISSx line at inactive state; writing 1 to this bit will select the SPISSx line to be automatically driven to active state for the duration of the transmit/receive, and will be driven to inactive state for the rest of the time. (The active state of SPISSx is specified in SS_LVL).
		Note: SPISSx is always defined as slave select input in slave mode.

- 241 -

nuvoTon

SPI Data Receive Register (SPI RX)

Register	Offset	R/W	Description	Reset Value
SPI_RX0	SPIx_BA+ 0x10	R	Data Receive Register 0	0x0000_0000
SPI_RX1	SPIx_BA+ 0x14	R	Data Receive Register 1	0x0000_0000

31	30	29	28	27	26	25	24
			RX[3	1:24]			
23	22	21	20	19	18	17	16
			RX[2	3:16]			
15	14	13	12	11	10	9	8
			RX[1	15:8]			
7	6	5	4	3	2	1	0
	RX[7:0]						

Bits	Descriptions	
[31:0]	RX	Data Receive Register The Data Receive Registers hold the value of received data of the last executed transfer. Valid bits depend on the transmit bit length field in the SPI_CNTRL register. For example, if TX_BIT_LEN is set to 0x08 and TX_NUM is set to 0x0, bit RX0[7:0] holds the received data. The values of the other bits are unknown. NOTE: The Data Receive Registers are read only registers.

- 242 -

nuvoTon

SPI Data Transmit Register (SPI TX)

Register	Offset	R/W	Description	Reset Value
SPI_TX0	SPIx_BA+ 0x20	W	Data Transmit Register 0	0x0000_0000
SPI_TX1	SPIx_BA+ 0x24	W	Data Transmit Register 1	0x0000_0000

31	30	29	28	27	26	25	24		
	TX[31:24]								
23	22	21	20	19	18	17	16		
	TX[23:16]								
15	14	13	12	11	10	9	8		
TX[15:8]									
7	6	5	4	3	2	1	0		
	TX[7:0]								

Bits	Descriptions	
		Data Transmit Register
		The Data Transmit Registers hold the data to be transmitted in the next transfer. Valid bits depend on the transmit bit length field in the CNTRL register.
[31:0]		For example, if TX_BIT_LEN is set to 0x08 and the TX_NUM is set to 0x0, the bit TX0[7:0] will be transmitted in next transfer. If TX_BIT_LEN is set to 0x00 and TX_NUM is set to 0x1, the SPI controller will perform two 32-bit transmit/receive successive using the same setting. The transmission sequence is TX0[31:0] first and then TX1[31:0].

nuvoton

SPI Variable Clock Pattern Register (SPI VARCLK)

Register	Offset	R/W	Description	Reset Value
SPI_VARCLK	SPIx_BA+ 0x34	R/W	Variable Clock Pattern Register	0x007F_FF87

31	30	29	28	27	26	25	24		
	VARCLK[31:24]								
23	22	21	20	19	18	17	16		
	VARCLK[23:16]								
15	14	13	12	11	10	9	8		
	VARCLK[15:8]								
7 6 5 4 3 2 1 0									
	VARCLK[7:0]								

Bits	Descriptions	
		Variable Clock Pattern
[31:0]	VARCLK	The value in this field is the frequency patterns of the SPI clock. If the bit pattern of VARCLK is '0', the output frequency of SPICLK is according the value of DIVIDER. If the bit patterns of VARCLK are '1', the output frequency of SPICLK is according the value of DIVIDER2. Refer to register SPI DIVIDER.
		Refer to Figure 6-51 for Variable Clock timing diagram.

- 244 -



6.8 Timer Controller

6.8.1 Overview

The timer controller includes four 32-bit timers, TIMER0~TIMER3, which allows user to easily implement a timer control for applications. The timer can perform functions like frequency measurement, interval measurement, clock generation, delay timing, and so on. The timer can generates an interrupt signal upon timeout, or provide the current value of count during operation.

6.8.2 Features

- 4 sets of 32-bit timers with 24-bit up-timer and one 8-bit pre-scale counter
- Independent clock source for each timer.
- 24-bit timer value is readable through TDR (Timer Data Register)
- Provides one-shot, periodic, toggle and continuous counting operation modes.
- Time out period = (Period of timer clock input) * (8-bit pre-scale counter + 1) * (24-bit TCMP)
- Maximum counting cycle time = (1 / T MHz) * (2^8) * (2^24), T is the period of timer clock

- 245 -



6.8.3 Timer Controller Block Diagram

Each channel is equipped with an 8-bit pre-scale counter, a 24-bit up-timer, a 24-bit compare register and an interrupt request signal. Refer to Figure 6.8-1 for the timer controller block diagram. There are three options of clock sources for each channel. Figure 6.8-2 illustrates the clock source control function. Software can program the 8-bit pre-scale counter to decide the clock period to 24-bit up timer.




Figure 6-56 Timer Controller Block Diagram




Figure 6-57 Clock Source of Timer Controller

nuvoton

6.8.4 Timer Operation Mode

Timer controller provides one-shot, period, toggle and continuous counting operation modes. Each operating function mode is shown as following:

6.8.4.1 One -Shot Mode

If timer is operated at one-shot mode and CEN (TCSR[30] timer enable bit) is set to 1, the timer counter starts up counting. Once the timer counter value reaches timer compare register (TCMPR) value, if IE (TCSR[29] interrupt enable bit) is set to 1, then the timer interrupt flag is set and the interrupt signal is generated and sent to NVIC to inform CPU. It indicates that the timer counting overflow happens. If IE (TCSR[29] interrupt enable bit) is set to 0, no interrupt signal is generated. In this operating mode, once the timer counter value reaches timer compare register (TCMPR) value, the timer counter value goes back to counting initial value and CEN (timer enable bit) is cleared to 0 by timer controller. Timer counting operation stops, once the timer counter value reaches timer compare register (TCMPR) value. That is to say, timer operates timer counting and compares with TCMPR value function only one time after programming the timer compare register (TCMPR) value and CEN (timer enable bit) is set to 1. So, this operating mode is called One-Shot mode.

6.8.4.2 Periodic mode

If timer is operated at period mode and CEN (TCSR[30] timer enable bit) is set to 1, the timer counter starts up counting. Once the timer counter value reaches timer compare register (TCMPR) value, if IE (TCSR[29] interrupt enable bit) is set to 1, then the timer interrupt flag is set and the interrupt signal is generated and sent to NVIC to inform CPU. It indicates that the timer counting overflow happens. If IE (TCSR[29] interrupt enable bit) is set to 0, no interrupt signal is generated. In this operating mode, once the timer counter value reaches timer compare register (TCMPR) value, the timer counter value goes back to counting initial value and CEN is kept at 1 (counting enable continuously). The timer counter operates up counting again. If the interrupt flag is cleared by software, once the timer counter value reaches timer compare register (TCMPR) value and IE (interrupt enable bit) is set to 1, then the timer interrupt flag is set and the interrupt signal is generated and sent to NVIC to inform CPU again. That is to say, timer operates timer counting and compares with TCMPR value function periodically. The timer counting operation doesn't stop until the CEN is set to 0. The interrupt signal is also generated periodically. So, this operating mode is called Periodic mode.

6.8.4.3 Toggle mode

If timer is operated at toggle mode and CEN (TCSR[30] timer enable bit) is set to 1, the timer counter starts up counting. Once the timer counter value reaches timer compare register (TCMPR) value, if IE (TCSR[29] interrupt enable bit) is set to 1, then the timer interrupt flag is set and the interrupt signal is generated and sent to NVIC to inform CPU. It indicates that the timer counting overflow happens. The associated toggle output (tout) signal is set to 1. In this operating mode, once the timer counter value reaches timer compare register (TCMPR) value, the timer counter value goes back to counting initial value and CEN is kept at 1 (counting enable continuously). The timer counter operates up counting again. If the interrupt flag is cleared by software, once the timer counter value reaches timer compare register (TCMPR) value and IE (interrupt enable bit) is

- 247 -

Publication Release Date: May. 04, 2011 Revision V2.00

nuvoton

set to 1, then the timer interrupt flag is set and the interrupt signal is generated and sent to NVIC to inform CPU again. The associated toggle output (tout) signal is set to 0. The timer counting operation doesn't stop until the CEN is set to 0. Thus, the toggle output (tout) signal is changing back and forth with 50% duty cycle. So, this operating mode is called Toggle mode.

6.8.4.4 Continuous Counting mode

If the timer is operated at continuous counting mode and CEN (TCSR[30] timer enable bit) is set to 1, the associated interrupt signal is generated depending on TDR = TCMPR if IE (TCSR[29] interrupt enable bit) is enabled. User can change different TCMPR value immediately without disabling timer counting and restarting timer counting. For example, TCMPR is set as 80, first. (The TCMPR should be less than 2^{24} and be greater than 1). The timer generates the interrupt if IE is enabled and TIF (timer interrupt flag) will set to 1 then the interrupt signal is generated and sent to NVIC to inform CPU when TDR value is equal to 80. But the CEN is kept at 1 (counting enable continuously) and TDR value will not goes back to 0, it continues to count 81, 82, 83, to 2^{24} -1, 0, 1, 2, 3, " to 2^{24} -1 again and again. Next, if user programs TCMPR as 200 and the TIF is cleared to 0, then timer interrupt occurred and TIF is set to 1, then the interrupt signal is generated and sent to NVIC to inform CPU again when TDR value reaches to 200. At last, user programs TCMPR as 500 and clears TIF to 0 again, then timer interrupt occurred and TIF sets to 1 then the interrupt signal is generated and sent to NVIC to inform CPU when TDR value reaches to 500. From application view, the interrupt is generated depending on TCMPR. In this mode, the timer counting is continuous. So, this operation mode is called as continuous counting mode.




Figure 6-58 Continuous Counting Mode



6.8.5 Timer Controller Registers Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value				
	TMR_BA01 = 0x4001_0000 TMR_BA23 = 0x4011_0000							
TCSR0	TMR_BA01+0x00	R/W	Timer0 Control and Status Register	0x0000_0005				
TCMPR0	TMR_BA01+0x04	R/W	Timer0 Compare Register	0x0000_0000				
TISR0	TMR_BA01+0x08	R/W	Timer0 Interrupt Status Register	0x0000_0000				
TDR0	TMR_BA01+0x0C	R	Timer0 Data Register	0x0000_0000				
TCSR1	TMR_BA01+0x20	R/W	Timer1 Control and Status Register	0x0000_0005				
TCMPR1	TMR_BA01+0x24	R/W	Timer1 Compare Register	0x0000_0000				
TISR1	TMR_BA01+0x28	R/W	Timer1 Interrupt Status Register	0x0000_0000				
TDR1	TMR_BA01+0x2C	R	Timer1 Data Register	0x0000_0000				
TCSR2	TMR_BA23+0x00	R/W	Timer2 Control and Status Register	0x0000_0005				
TCMPR2	TMR_BA23+0x04	R/W	Timer2 Compare Register	0x0000_0000				
TISR2	TMR_BA23+0x08	R/W	Timer2 Interrupt Status Register	0x0000_0000				
TDR2	TMR_BA23+0x0C	R	Timer2 Data Register	0x0000_0000				
TCSR3	TMR_BA23+0x20	R/W	Timer3 Control and Status Register	0x0000_0005				
TCMPR3	TMR_BA23+0x24	R/W	Timer3 Compare Register	0x0000_0000				
TISR3	TMR_BA23+0x28	R/W	Timer3 Interrupt Status Register	0x0000_0000				
TDR3	TMR_BA23+0x2C	R	Timer3 Data Register	0x0000_0000				

nuvoTon

Timer Control Register (TCSR)

Register	Offset	R/W	Description	Reset Value
TCSR0	TMR_BA01+0x000	R/W	Timer0 Control and Status Register	0x0000_0005
TCSR1	TMR_BA01+0x020	R/W	Timer1 Control and Status Register	0x0000_0005
TCSR2	TMR_BA23+0x000	R/W	Timer2 Control and Status Register	0x0000_0005
TCSR3	TMR_BA23+0x020	R/W	Timer3 Control and Status Register	0x0000_0005

31	30	29	28	27	26	25	24	
DBGACK_T MR	CEN	ΙE	MODI	E[1:0]	CRST	CACT	Reserved	
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
	Reserved							
7	6	5	4	3	2	1	0	
PRESCALE[7:0]								

Bits	Descriptions	Descriptions					
		ICE debug mode acknowledge Disable (write-protected)					
		1 = ICE debug mode acknowledgement disabled.					
[31]	DBGACK_TMR	TIMER counter will keep going no matter ICE debug mode acknowledged or not.					
		0 = ICE debug mode acknowledgement effects TIMER counting.					
		TIMER counter will be held while ICE debug mode acknowledged.					
	CEN	Timer Enable Bit					
		1 = Starts counting					
10.01		0 = Stops/Suspends counting					
[30]		Note1: In stop status, and then set CEN to 1 will enables the 24-bit up-timer keeps up counting from the last stop counting value.					
		Note2: This bit is auto-cleared by hardware in one-shot mode (MODE [28:27] =00) when the associated timer interrupt is generated (IE [29] =1).					
1201	IE	Interrupt Enable Bit					
[29]		0 = Disable timer Interrupt					



		1 = Enable time	er Interrupt					
			If timer interrupt is enabled, the timer asserts its interrupt signal when the associated timer is equal to TCMPR.					
		Timer Operatir	ng Mode					
		MODE	Timer Operating Mode					
		00	The timer is operating in the one-shot mode. The associated interrupt signal is generated once (if IE is enabled) and CEN is automatically cleared by hardware.					
[28:27]	MODE	01	The timer is operating in the periodic mode. The associated interrupt signal is generated periodically (if IE is enabled).					
		10	The timer is operating in the toggle mode. The interrupt signal is generated periodically (if IE is enabled). And the associated signal (tout) is changing back and forth with 50% duty cycle.					
		11	The timer is operating in continuous counting mode. The associated interrupt signal is generated when TDR = TCMPR (if IE is enabled); however, the 24-bit up-timer counts continuously. Please refer 錯誤! 找不到參照來源。 for detail description about continuous counting mode operation					
		Timer Reset B	Timer Reset Bit					
[26]	CRST	Set this bit will reset the 24-bit up-timer, 8-bit pre-scale counter and also force CEN to 0.						
		0 = No effect						
		1 = Reset Timer's 8-bit pre-scale counter, internal 24-bit up-timer and CEN bit						
		Timer Active Status Bit (Read only)						
[25]	CACT	This bit indicates the status of timer.						
		0 = Timer is not active						
		1 = Timer is active						
[24:17]	Reserved	Reserved						
		Data Load Ena	able					
[16]	TDR_EN	When TDR_EN is set, TDR (Timer Data Register) will be updated continuously with the 24-bit up-timer value.						
		1 = Timer Data Register update enable						
		0 = Timer Data Register update disable						
[15:8]	Reserved	Reserved						
		Pre-scale Cou	nter					
[7:0]	PRESCALE	Clock input is divided by PRESCALE+1 before it is fed to the timer. If PRESCALE =0, then there is no scaling.						

nuvoTon

Timer Compare Register (TCMPR)

Register	Offset	R/W	Description	Reset Value
TCMPR0	TMR_BA01+0x004	R/W	Timer0 Compare Register	0x0000_0000
TCMPR1	TMR_BA01+0x024	R/W	Timer1 Compare Register	0x0000_0000
TCMPR2	TMR_BA23+0x004	R/W	Timer2 Compare Register	0x0000_0000
TCMPR3	TMR_BA23+0x024	R/W	Timer3 Compare Register	0x0000_0000

31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
TCMP [23:16]								
15	14	13	12	11	10	9	8	
TCMP [15:8]								
7	6	5	4	3	2	1	0	
TCMP [7:0]								

Bits	Descriptions			
[31:24]	Reserved	Reserved		
		Timer Compared Value		
		TCMP is a 24-bit compared register. When the internal 24-bit up-timer counts and its value is equal to TCMP value, a Timer Interrupt is requested if the timer interrupt is enabled with TCSR.IE[29]=1. The TCMP value defines the timer counting cycle time.		
[23:0]	ТСМР	Time out period = (Period of timer clock input) * (8-bit PRESCALE + 1) * (24-bit TCMP)		
		Note1: Never write 0x0 or 0x1 in TCMP, or the core will run into unknown state.		
		Note2: When timer is operating at continuous counting mode, the 24-bit up-timer will count continuously if software writes a new value into TCMP. If timer is operating at other modes, the 24-bit up-timer will restart counting and using newest TCMP value to be the compared value if software writes a new value into TCMP.		

nuvoTon

Timer Interrupt Status Register (TISR)

Register	Offset	R/W	Description	Reset Value
TISR0	TMR_BA01+0x08	R/W	Timer0 Interrupt Status Register	0x0000_0000
TISR1	TMR_BA01+0x28	R/W	Timer1 Interrupt Status Register	0x0000_0000
TISR2	TMR_BA23+0x08	R/W	Timer2 Interrupt Status Register	0x0000_0000
TISR3	TMR_BA23+0x28	R/W	Timer3 Interrupt Status Register	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
	Reserved						
7	6	5	4	3	2	1	0
	Reserved						TIF

Bits	Descriptions			
[31:1]	Reserved	Reserved		
[0] TIF		Timer Interrupt Flag		
	TIF	This bit indicates the interrupt status of Timer.		
		TIF bit is set by hardware when the up counting value of internal 24-bit timer matches the timer compared value (TCMP). It is cleared by writing 1 to this bit.		

nuvoTon

Timer Data Register (TDR)

Register	Offset	R/W	Description	Reset Value
TDR0	TMR_BA01+0x0C	R/W	Timer0 Data Register	0x0000_0000
TDR1	TMR_BA01+0x2C	R/W	Timer1 Data Register	0x0000_0000
TDR2	TMR_BA23+0x0C	R/W	Timer2 Data Register	0x0000_0000
TDR3	TMR_BA23+0x2C	R/W	Timer3 Data Register	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			TDR[23:16]			
15	14	13	12	11	10	9	8
	TDR[15:8]						
7	6	5	4	3	2	1	0
	TDR[7:0]						

Bits	Descriptions	
[31:24]	Reserved	Reserved
[23:0]	TDR	Timer Data Register When TCSR.TDR_EN is set to 1, the internal 24-bit up-timer value will be loaded into TDR. User can read this register for the up-timer value.



6.9 Watchdog Timer (WDT)

6.9.1 Overview

The purpose of Watchdog Timer is to perform a system reset when system runs into an unknown state. This prevents system from hanging for an infinite period of time. Besides, this Watchdog Timer supports another function to wakeup chip from power down mode. The watchdog timer includes an 18-bit free running counter with programmable time-out intervals. Table 6-6 show the watchdog timeout interval selection and Figure 6.9-1 shows the timing of watchdog interrupt signal and reset signal.

Setting WTE (WDTCR [7]) enables the watchdog timer and the WDT counter starts counting up. When the counter reaches the selected time-out interval, Watchdog timer interrupt flag WTIF will be set immediately to request a WDT interrupt if the watchdog timer interrupt enable bit WTIE is set, in the meanwhile, a specified delay time (1024 * T_{WDT}) follows the time-out event. User must set WTR (WDTCR [0]) (Watchdog timer reset) high to reset the 18-bit WDT counter to avoid chip from Watchdog timer reset before the delay time expires. WTR bit is cleared automatically by hardware after WDT counter is reset. There are eight time-out intervals with specific delay time which are selected by Watchdog timer interval select bits WTIS (WDTCR [10:8]). If the WDT counter has not been cleared after the specific delay time expires, the watchdog timer will set Watchdog Timer Reset Flag (WTRF) high and reset chip. This reset will last 63 WDT clocks (T_{RST}) then chip restarts executing program from reset vector (0x0000 0000). WTRF will not be cleared by Watchdog reset. User may poll WTFR by software to recognize the reset source. WDT also provides wakeup function. When chip is powered down and the Watchdog Timer Wake-up Function Enable bit (WDTR[4]) is set, if the WDT counter reaches the specific time interval defined by WTIS (WDTCR [10:8]), the chip is waken up from power down state. First example, if WTIS is set as 000, the specific time interval for chip to wake up from power down state is 24 * T_{WDT}. When power down command is set by software, then, chip enters power down state. After 24 * T_{WDT} time is elapsed, chip is waken up from power down state. Second example, if WTIS (WDTCR [10:8]) is set as 111, the specific time interval for chip to wake up from power down state is 218 * TWDT. If power down command is set by software, then, chip enters power down state. After 2^{18} * T_{WDT} time is elapsed, chip is waken up from power down state. Notice if WTRE (WDTCR [1]) is set to 1, after chip is waken up, software should chip the Watchdog Timer counter by setting WTR(WDTCR [0]) to 1 as soon as possible. Otherwise, if the Watchdog Timer counter is not cleared by setting WTR (WDTCR [0]) to 1 before time starting from waking up to software clearing. Watchdog Timer counter is over 1024 * T_{WDT} , the chip is reset by Watchdog Timer.

WTIS	Timeout Interval Selection	Interrupt Period	WTR Timeout Interval (WDT_CLK=10 kHz)
WIIS	T _{TIS}	T_{INT}	MIN. T _{WTR} ~ MAX. T _{WTR}
000	2 ⁴ * T _{WDT}	1024 * T _{WDT}	1.6 ms ~ 104 ms
001	2 ⁶ * T _{WDT}	1024 * T _{WDT}	6.4 ms ~ 108.8 ms
010	2 ⁸ * T _{WDT}	1024 * T _{WDT}	25.6 ms ~ 128 ms
011	2 ¹⁰ * T _{WDT}	1024 * T _{WDT}	102.4 ms ~ 204.8 ms
100	2 ¹² * T _{WDT}	1024 * T _{WDT}	409.6 ms ~ 512 ms

Publication Release Date: May. 04, 2011 Revision V2.00



101	2 ¹⁴ * T _{WDT}	1024 * T _{WDT}	1.6384 s ~ 1.7408 s
110	2 ¹⁶ * T _{WDT}	1024 * T _{WDT}	6.5536 s ~ 6.656 s
111	2 ¹⁸ * T _{WDT}	1024 * T _{WDT}	26.2144 s ~ 26.3168 s

Table 6-6 Watchdog Timeout Interval Selection

- 256 -

nuvoton




Figure 6-59 Timing of Interrupt and Reset Signal



6.9.2 Features

- 18-bit free running counter to avoid chip from Watchdog timer reset before the delay time expires.
- Selectable time-out interval (2⁴ ~ 2¹⁸) and the time out interval is 104 ms ~ 26.3168 s (if WDT_CLK = 10 kHz).
- Reset period = (1 / 10 kHz) * 63, if WDT_CLK = 10 kHz.

6.9.3 WDT Block Diagram

The Watchdog Timer clock control and block diagram is shown in the Figure 6-60.




Figure 6-60 Watchdog Timer Clock Control




Figure 6-61 Watchdog Timer Block Diagram



6.9.4 WDT Controller Registers Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value	
WDT_BA = 0x4000_4000					
WTCR	WDT_BA+0x00	R/W	Watchdog Timer Control Register	0x0000_0700	

Watchdog Timer Control Register (WTCR)

Register	Offset	R/W	Description	Reset Value
WTCR	WDT_BA+0x00	R/W	Watchdog Timer Control Register	0x0000_0700

Note: All bits in this register are write-protected. To program it needs an open lock sequence, by sequentially writing "59h", "16h", and "88h" to register REGWRPROT at address GCR_BA + 0x100

31	30	29	28	27	26	25	24
DBGACK_W DT		Reserved					
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
	Reserved WTIS						
7	6	6 5 4 3 2 1 0					0
WTE	WTIE	WTWKF	WTWKE	WTIF	WTRF	WTRE	WTR

Bits	Descriptions		
		ICE debug mode acknowledge Disable (write-protected)	
	[31] DBGACK_WDT	0 = ICE debug mode acknowledgement effects Watchdog Timer counting.	
[31]		Watchdog Timer counter will be held while ICE debug mode acknowledged.	
10.1		1 = ICE debug mode acknowledgement disabled.	
		Watchdog Timer counter will keep going no matter ICE debug mode acknowledged or not.	
[30:11]	Reserved	Reserved	

nuvoTon

		T					
		Watchdog Timer Interval Select (write protection bits) These three bits select the timeout interval for the Watchdog timer.					
		These thr	ee bits select the tii	meout interval for the	Watchdog timer.		
		WTIS	Timeout Interval Selection	Interrupt Period	WTR Timeout Interval (WDT_CLK=10 kHz)		
		000	2 ⁴ * T _{WDT}	1024 * T _{WDT}	1.6 ms ~ 104 ms		
		001	2 ⁶ * T _{WDT}	1024 * T _{WDT}	6.4 ms ~ 108.8 ms		
[10:8]	WTIS	010	2 ⁸ * T _{WDT}	1024 * T _{WDT}	25.6 ms ~ 128 ms		
		011	2 ¹⁰ * T _{WDT}	1024 * T _{WDT}	102.4 ms ~ 204.8 ms		
		100	2 ¹² * T _{WDT}	1024 * T _{WDT}	409.6 ms ~ 512 ms		
		101	2 ¹⁴ * T _{WDT}	1024 * T _{WDT}	1.6384 s ~ 1.7408 s		
		110	2 ¹⁶ * T _{WDT}	1024 * T _{WDT}	6.5536 s ~ 6.656 s		
		111	2 ¹⁸ * T _{WDT}	1024 * T _{WDT}	26.2144 s ~ 26.3168 s		
		Watchdo	g Timer Enable(v	vrite protection bits)			
[7]	WTE	0 = Disab	le the Watchdog tin	ner (This action will r	eset the internal counter)		
		1 = Enable the Watchdog timer					
		Watchdog Timer Interrupt Enable (write protection bits)					
[6]	WTIE	0 = Disable the Watchdog timer interrupt					
		1 = Enable the Watchdog timer interrupt					
		Watchdo	g Timer Wake-up	Flag			
[5]	WTWKF	If Watchdog timer causes chip wakes up from power down mode, this bit will be set to high. It must be cleared by software with a write 1 to this bit.					
		0 = Watchdog timer does not cause chip wake-up.					
		1 = Chip wake-up from idle or power down mode by Watchdog timeout.					
		Watchdog	g Timer Wake-up F	unction Enable bit	(write-protection bit)		
		0 = Disable Watchdog timer wake-up chip function.					
[4]	WTWKE	1 = Enable the Wake-up function that Watchdog timer timeout can wake-up chip from power down mode.					
		Note: Chip can wake-up by WDT only if WDT clock source select RC10K					
		Watchdog Timer Interrupt Flag					
				upt is enabled, then mer interrupt has occ	the hardware will set this bit tourred.		
[3]	WTIF	0 = Watch	ndog timer interrupt	did not occur			
		1 = Watch	ndog timer interrupt	occurs			
		Note: This	s bit is cleared by w	riting 1 to this bit.			
[2]	WTRF	Watchdo	g Timer Reset Flag	g			
<u> </u>	1	1					

- 260 -



		When the Watchdog timer initiates a reset, the hardware will set this bit. This flag can be read by software to determine the source of reset. Software is responsible to clear it manually by writing 1 to it. If WTRE is disabled, then the Watchdog timer has no effect on this bit.
		0 = Watchdog timer reset did not occur
		1 = Watchdog timer reset occurs
		Note: Write 1 to clear this bit to zero.
		Watchdog Timer Reset Enable
[1]	WTRE	Setting this bit will enable the Watchdog timer reset function.
ניו	WIKE	0 = Disable Watchdog timer reset function
		1 = Enable Watchdog timer reset function
		Clear Watchdog Timer (write-protection bit)
		Set this bit will clear the Watchdog timer.
[0]	WTR	0 = Writing 0 to this bit has no effect
		1 = Reset the contents of the Watchdog timer
		Note: This bit will auto clear after few clock cycle

- 261 -



6.10 UART Interface Controller

NuMicro M051[™] series provides up to two channels of Universal Asynchronous Receiver/Transmitters (UART). UART0~1 performs Normal Speed UART, and support flow control function.

6.10.1 Overview

The Universal Asynchronous Receiver/Transmitter (UART) performs a serial-to-parallel conversion on data received from the peripheral, and a parallel-to-serial conversion on data transmitted from the CPU. The UART controller also supports IrDA SIR Function, and RS-485 mode functions. Each UART channel supports five types of interrupts including transmitter FIFO empty interrupt (INT_THRE), receiver threshold level reaching interrupt (INT_RDA), line status interrupt (parity error or framing error or break interrupt) (INT_RLS), receiver buffer time out interrupt (INT_TOUT), and MODEM/Wakeup status interrupt (INT_MODEM). Interrupt number 12 (vector number is 28) supports UART0 interrupt. Interrupt number 13 (vector number is 29) supports UART1 interrupt. Refer to Nested Vectored Interrupt Controller chapter for System Interrupt Map.

The UART0~1 are equipped 15-bytes transmitter FIFO (TX_FIFO) and 15-bytes receiver FIFO (RX_FIFO). The CPU can read the status of the UART at any time during the operation. The reported status information includes the type and condition of the transfer operations being performed by the UART, as well as 3 error conditions (parity error, framing error, and break interrupt) probably occur while receiving data. The UART includes a programmable baud rate generator that is capable of dividing clock input by divisors to produce the serial clock that transmitter and receiver need. The baud rate equation is Baud Rate = UART_CLK / M * [BRD + 2], where M and BRD are defined in Baud Rate Divider Register (UA_BAUD). The Table 6-7 and Table 6-8 list the equations in the various conditions and the UART baud rate setting table.

Mode	DIV_X_EN	DIV_X_ONE	Divider X	BRD	Baud rate equation
0	0	0	В	Α	UART_CLK / [16 * (A+2)]
1	1	0	В	Α	UART_CLK / [(B+1) * (A+2)] , B must >= 8
2	1	1	Don't care	Α	UART_CLK / (A+2), A must >=3

Table 6-7 UART Baud Rate Equation

nuvoTon

	System clock = internal 22.1184 MHz high speed oscillator						
Baud rate	Mode0	Mode1	Mode2				
921600	х	A=0,B=11	A=22				
460800	A=1	A=1,B=15 A=2,B=11	A=46				
230400	A=4	A=4,B=15 A=6,B=11	A=94				
115200	A=10	A=10,B=15 A=14,B=11	A=190				
57600	A=22	A=22,B=15 A=30,B=11	A=382				
38400	A=34	A=62,B=8 A=46,B=11 A=34,B=15	A=574				
19200	A=70	A=126,B=8 A=94,B=11 A=70,B=15	A=1150				
9600	A=142	A=254,B=8 A=190,B=11 A=142,B=15	A=2302				
4800	A=286	A=510,B=8 A=382,B=11 A=286,B=15	A=4606				

Table 6-8 UART Baud Rate Setting Table

The UART0 and UART1 controllers support auto-flow control function that uses two low-level signals, /CTS (clear-to-send) and /RTS (request-to-send), to control the flow of data transfer between the UART and external devices (ex: Modem). When auto-flow is enabled, the UART is not allowed to receive data until the UART asserts /RTS to external device. When the number of bytes in the RX FIFO equals the value of RTS_TRI_LEV (UA_FCR [19:16]), the /RTS is deasserted. The UART sends data out when UART controller detects /CTS is asserted from external device. If a valid asserted /CTS is not detected the UART controller will not send data out.

The UART controllers also provides Serial IrDA (SIR, Serial Infrared) function (User must set IrDA_EN (UA_FUN_SEL[1:0]) to enable IrDA function). The SIR specification defines a short-range infrared asynchronous serial transmission mode with one start bit, 8 data bits, and 1 stop bit. The maximum data rate is 115.2 Kbps (half duplex). The IrDA SIR block contains an IrDA SIR Protocol encoder/decoder. The IrDA SIR protocol is half-duplex only. So it cannot transmit and receive data at the same time. The IrDA SIR physical layer specifies a minimum 10ms transfer delay between transmission and reception. This delay feature must be implemented by software.

nuvoton

Another alternate function of UART controllers is RS-485 9 bit mode function, and direction control provided by RTS pin or can program GPIO (P0.3 for RTS0 and P0.1 for RTS 1) to implement the function by software. The RS-485 mode is selected by setting the UA_FUN_SEL register to select RS-485 function. The RS-485 driver control is implemented using the RTS control signal from an asynchronous serial port to enable the RS-485 driver. In RS-485 mode, many characteristics of the RX and TX are same as UART.

nuvoton

6.10.2 Features

- Full duplex, asynchronous communications
- Separate receive / transmit 15 bytes (UART0/UART1) entry FIFO for data payloads
- Support hardware auto flow control/flow control function (CTS, RTS) and programmable RTS flow control trigger level (UART0 and UART1 support)
- Programmable receiver buffer trigger level
- Support programmable baud-rate generator for each channel individually
- Support CTS wake up function (UART0 and UART1 support)
- Support 7 bit receiver buffer time out detection function
- Programmable transmitting data delay time between the last stop and the next start bit by setting UA TOR [DLY] register
- Support break error, frame error, and parity error detect function
- Fully programmable serial-interface characteristics
- Programmable number of data bit, 5, 6, 7, 8 bit character
- Programmable parity bit, even, odd, no parity or stick parity bit generation and detection
- Programmable stop bit, 1, 1.5, or 2 stop bit generation
- Support IrDA SIR function mode
- Support for 3/16 bit duration for normal mode
- Support RS-485 function mode.
- Support RS-485 9bit mode
- Support hardware or software direct enable control provided by RTS pin

- 265 -

nuvoton

6.10.3 UART Block Diagram

The UART clock control and block diagram are shown in the both Figure 6-62 and Figure 6-63.




Figure 6-62 UART Clock Control Diagram

nuvoton




Figure 6-63 UART Block Diagram

TX FIFO

The transmitter is buffered with a 15 bytes FIFO to reduce the number of interrupts presented to the CPU.

RX_FIFO

The receiver is buffered with a 15 bytes FIFO (plus three error bits per byte) to reduce the number of interrupts presented to the CPU.

TX shift Register

This block is the shifting the transmitting data out serially control block.

RX shift Register

This block is the shifting the receiving data in serially control block.

Modem Control Register

Publication Release Date: May. 04, 2011 Revision V2.00



This register controls the interface to the MODEM or data set (or a peripheral device emulating a MODEM).

Baud Rate Generator

Divide the external clock by the divisor to get the desired baud rate clock. Refer to baud rate equation.

IrDA Encode

This block is IrDA encode control block.

IrDA Decode

This block is IrDA decode control block.

Control and Status Register

This field is register set that including the FIFO control registers (UA_FCR), FIFO status registers (UA_FSR), and line control register (UA_LCR) for transmitter and receiver. The time out control register (UA_TOR) identifies the condition of time out interrupt. This register set also includes the interrupt enable register (UA_IER) and interrupt status register (UA_ISR) to enable or disable the responding interrupt and to identify the occurrence of the responding interrupt. There are seven types of interrupts, transmitter FIFO empty interrupt(INT_THRE), receiver threshold level reaching interrupt (INT_RDA), line status interrupt (parity error or framing error or break interrupt) (INT_RLS), time out interrupt (INT_TOUT), MODEM/Wakeup status interrupt (INT_MODEM), and Buffer error interrupt (INT_BUF_ERR).

- 268 -

Publication Release Date: May. 04, 2011 Revision V2.00

nuvoTon

The Figure 6-64 demonstrates the auto-flow control block diagram.




Figure 6-64 Auto Flow Control Block Diagram



6.10.4 IrDA Mode

The UART supports IrDA SIR (Serial Infrared) Transmit Encoder and Receive Decoder, and IrDA mode is selected by setting the IrDA EN bit in UA FUN SEL register.

When in IrDA mode, the UA_BAUD [DIV_X_EN] register must disable.

Baud Rate = Clock / (16 * BRD), where BRD is Baud Rate Divider in UA_BAUD register.

The Figure 6-65 demonstrates the IrDA control block diagram.




Figure 6-65 IrDA Block Diagram

6.10.4.1 IrDA SIR Transmit Encoder

The IrDA SIR Transmit Encoder modulate Non-Return-to Zero (NRZ) transmit bit stream output from UART. The IrDA SIR physical layer specifies use of Return-to-Zero, Inverted (RZI) modulation scheme which represent logic 0 as an infra light pulse. The modulated output pulse stream is transmitted to an external output driver and infrared Light Emitting Diode.

In normal mode, the transmitted pulse width is specified as 3/16 period of baud rate.

6.10.4.2 IrDA SIR Receive Decoder

The IrDA SIR Receive Decoder demodulates the return-to-zero bit stream from the input detector

- 270 -

Publication Release Date: May. 04, 2011 Revision V2.00



and outputs the NRZ serial bits stream to the UART received data input. The decoder input is normally high in the idle state. (Because of this, IRCR bit 6 should be set as 1 by default)

A start bit is detected when the decoder input is LOW

6.10.4.3 IrDA SIR Operation

The IrDA SIR Encoder/decoder provides functionality which converts between UART data stream and half duplex serial SIR interface. The Figure 6-66 is IrDA encoder/decoder waveform:




Figure 6-66 IrDA TX/RX Timing Diagram



6.10.5 RS-485 Function Mode

The UART support **RS-485 9 bit mode function**. The RS-485 mode is selected by setting the UA_FUN_SEL register to select RS-485 function. The RS-485 driver control is implemented using the RTS control signal from an asynchronous serial port to enable the RS-485 driver. In RS-485 mode, many characteristics of the RX and TX are same as UART.

When in RS-485 mode, the controller can configuration of it as an RS-485 addressable slave and the RS-485 master transmitter will identify an address character by setting the parity (9th bit) to 1. For data characters, the parity is set to 0. Software can use UA_LCR register to control the 9-th bit (When the PBE , EPE and SPE are set, the 9-th bit is transmitted 0 and when PBE and SPE are set and EPE is cleared, the 9-th bit is transmitted 1). The Controller support three operation mode that is RS-485 Normal Multidrop Operation Mode (NMM), RS-485 Auto Address Detection Operation Mode (AAD) and RS-485 Auto Direction Control Operation Mode (AUD), software can choose any operation mode by programming UA_RS-485_CSR register, and software can driving the transfer delay time between the last stop bit leaving the TX-FIFO and the de-assertion of by setting UA_TOR [DLY] register.

RS-485 Normal Multidrop Operation Mode (NMM)

In RS-485 Normal Multidrop operation mode, in first, software must decided the data which before the address byte be detected will be stored in RX-FIFO or not. If software want to ignore any data before address byte detected, the flow is set UART_FCR[RS485_RX_DIS] then enable UA_RS-485[RS485_NMM] and the receiver will ignore any data until an address byte is detected (bit9 =1) and the address byte data will be stored in the RX-FIFO. If software wants to receive any data before address byte detected, the flow is disable UART_FCR [RS485_RX_DIS] then enable UA_RS-485[RS485_NMM] and the receiver will received any data. If an address byte is detected (bit9 =1), it will generator an interrupt to CPU and software can decide whether enable or disable receiver to accept the following data byte by setting UA_RS-485_FCR [RX_DIS]. If the receiver is disabled, all received byte data will be accepted and stored in the RX-FIFO, and if the receiver disable receiver by setting UA_RS-485_FCR [RX_DIS] register, when a next address byte be detected, the controller will clear the UA_RS-485_FCR [RX_DIS] bit and the address byte data will be stored in the RX-FIFO.

RS-485 Auto Address Detection Operation Mode (AAD)

In RS-485 Auto Address Detection Operation Mode, the receiver will ignore any data until an address byte is detected (bit9 =1) and the address byte data match the UA_RS-485[ADDR_MATCH] value. The address byte data will be stored in the RX-FIFO. The all received byte data will be accepted and stored in the RX-FIFO until address doesn't match the UA_RS-485[ADDR_MATCH] value.

RS-485 Auto Direction Mode (AUD)

Another option function of RS-485 controllers is RS-485 auto direction control function. The

Publication Release Date: May. 04, 2011 Revision V2.00



RS-485 driver control is implemented using the RTS control signal from an asynchronous serial port to enable the RS-485 driver. The RTS line is connected to the RS-485 driver enable such that setting the RTS line to high (logic 1) enables the RS-485 driver. Setting the RTS line to low (logic 0) puts the driver into the tri-state condition. User can setting LEV_RTS in UA_MCR register to change the RTS driving level.

Program Sequence example:

- 1. Program FUN_SEL in UA_FUN_SEL to select RS-485 function.
- 2. Program the RX_DIS bit in UA_FCR register to determine enable or disable RS-485 receiver
- 3. Program the RS-485_NMM or RS-485_AAD mode.
- 4. If the RS-485_AAD mode is selected, the ADDR_MATCH is programmed for auto address match value.
- 5. Determine auto direction control by programming RS-485_AUD.

- 273 -

nuvoton




Figure 6-67 Structure of RS-485 Frame



6.10.6 UART Interface Controller Registers Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description Reset Value		
UART Base	Address :				
Channel0 : l	$JART0_BA = 0x4005$	5_0000			
Channel1 : l	JART1_BA = 0x4015	_0000			
UA_RBR	UART0_BA+0x00	R	UART0 Receive Buffer Register	Undefined	
OA_NBN	UART1_BA+0x00	R	UART1 Receive Buffer Register	Undefined	
UA_THR	UART0_BA+0x00	W	UART0 Transmit Holding Register	Undefined	
	UART1_BA+0x00	W	UART1 Transmit Holding Register	Undefined	
UA_IER	UART0_BA+0x04	R/W	UART0 Interrupt Enable Register	0x0000_0000	
	UART1_BA+0x04	R/W	UART1 Interrupt Enable Register	0x0000_0000	
UA_FCR	UART0_BA+0x08	R/W	UART0 FIFO Control Register	0x0000_0101	
	UART1_BA+0x08	R/W	UART1 FIFO Control Register	0x0000_0101	
UA_LCR	UART0_BA+0x0C	R/W	UART0 Line Control Register	0x0000_0000	
071 <u>_</u>	UART1_BA+0x0C	R/W	UART1 Line Control Register	0x0000_0000	
UA MCR	UART0_BA+0x10	R/W	UART0 Modem Control Register	0x0000_0200	
	UART1_BA+0x10	R/W	UART1 Modem Control Register	0x0000_0200	
UA_MSR	UART0_BA+0x14	R/W	UART0 Modem Status Register	0x0000_0001	
	UART1_BA+0x14	R/W	UART1 Modem Status Register	0x0000_0001	
UA_FSR	UART0_BA+0x18	R/W	UART0 FIFO Status Register	0x1040_4000	
or <u>c</u> r on	UART1_BA+0x18	R/W	UART1 FIFO Status Register	0x1040_4000	
UA_ISR	UART0_BA+0x1C	R/W	UART0 Interrupt Status Register	0x0000_000A	
- · · _ · · · ·	UART1_BA+0x1C	R/W	UART1 Interrupt Status Register	0x0000_000A	
UA_TOR	UART0_BA+0x20	R/W	UART0 Time Out Register	0x0000_0000	
5.1_10IX	UART1_BA+0x20	R/W	UART1 Time Out Register	0x0000_0000	

nuvoTon

UA BAUD	UART0_BA+0x24	R/W	UART0 Baud Rate Divisor Register	0x0F00_0000
en_bnob	UART1_BA+0x24	R/W	UART1 Baud Rate Divisor Register	0x0F00_0000
UA IRCR	UART0_BA+0x28	R/W	UART0 IrDA Control Register	0x0000_0040
OA_INON	UART1_BA+0x28	R/W	UART1 IrDA Control Register	0x0000_0040
UA_ALT_C	UART0_BA+0x2C	R/W	UART0 Alternate Control/Status Register	0x0000_0000
SR	UART1_BA+0x2C	R/W	UART1 Alternate Control/Status Register	0x0000_0000
UA_FUN_S	UART0_BA+0x30	R/W	UART0 Function Select Register	0x0000_0000
EL	UART1_BA+0x30	R/W	UART1 Function Select Register	0x0000_0000

- 276 -



6.10.7 UART Interface Controller Registers Description

Receive Buffer Register (UA RBR)

Register	Offset	R/W	Description	Reset Value
UA RBR	UART0_BA+0x00	R	UART0 Receive Buffer Register	Undefined
o/_nsi	UART1_BA+0x00	R	UART1 Receive Buffer Register	Undefined

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
	Reserved						
7	6	5	4	3	2	1	0
	RBR						

Bits	Descriptions	
[31:8]	Reserved	Reserved
[7:0]	RBR	Receive Buffer Register (Read Only) By reading this register, the UART will return an 8-bit data received from RX pin (LSB first).

nuvoTon

Transmit Holding Register (UA THR)

Register	Offset	R/W	Description	Reset Value
UA THR	UART0_BA+0x00	W	UART0 Transmit Holding Register	Undefined
	UART1_BA+0x00	W	UART1 Transmit Holding Register	Undefined

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
	Reserved						
7	6	5	4	3	2	1	0
	THR						

Bits	Descriptions	
[31:8]	Reserved	Reserved
[7:0]	THR	Transmit Holding Register By writing to this register, the UART will send out an 8-bit data through the TX pin (LSB first).

nuvoTon

Interrupt Enable Register (UA IER)

Register	Offset	R/W	Description	Reset Value
UA IER	UART0_BA+0x04	R/W	UART0 Interrupt Enable Register	0x0000_0000
or g.z.i.	UART1_BA+0x04	R/W	UART1 Interrupt Enable Register	0x0000_0000

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
Rese	Reserved AUTO_CTS_EN AUTO_RTS_EN TIME_OUT_EN Reserved				d			
7	6 5 4 3		3	2	1	0		
Reserved	WAKE_EN	Reserved	RTO_IEN	MODEM_IEN	RLS_IEN	THRE_IEN	RDA_IEN	

Bits	Descriptions			
[31:14]	Reserved	Reserved		
		CTS Auto Flow Control Enable		
		1 = Enable CTS auto flow control.		
[13]	AUTO_CTS_EN	0 = Disable CTS auto flow control.		
		When CTS auto-flow is enabled, the UART will send data to external device when CTS input assert (UART will not send data to device until CTS is asserted).		
		RTS Auto Flow Control Enable		
	AUTO_RTS_EN	1 = Enable RTS auto flow control.		
[12]		0 = Disable RTS auto flow control.		
		When RTS auto-flow is enabled, if the number of bytes in the RX FIFO equals the UA_FCR [RTS_TRI_LEV], the UART will de-assert RTS signal.		
		Time Out Counter Enable		
[11]	TIME_OUT_EN	1 = Enable Time-out counter.		
		0 = Disable Time-out counter.		
[10:7]	Reserved Reserved			
[6]	WAKE EN	UART Wake-up Function Enable		
l∨j	WAILE LIN	0 = Disable UART wake-up function		

nuvoTon

		1 = Enable UART wake-up function, when the chip is in power down mode, an external CTS change will wake-up chip from power down mode.
[5]	Reserved	Reserved
		RX Time Out Interrupt Enable
[4]	RTO_IEN	0 = Mask off INT_TOUT
		1 = Enable INT_TOUT
		Modem Status Interrupt Enable
[3]	MODEM_IEN	0 = Mask off INT_MODEM
		1 = Enable INT_MODEM
		Receive Line Status Interrupt Enable
[2]	RLS_IEN	0 = Mask off INT_RLS
		1 = Enable INT_RLS
		Transmit Holding Register Empty Interrupt Enable
[1]	THRE_IEN	0 = Mask off INT_THRE
		1 = Enable INT_THRE
		Receive Data Available Interrupt Enable.
[0]	RDA_IEN	0 = Mask off INT_RDA
		1 = Enable INT_RDA

nuvoTon

FIFO Control Register (UA FCR)

Register	Offset	R/W	Description	Reset Value
UA FCR	UART0_BA+0x08	R/W	UART0 FIFO Control Register	0x0000_0101
org. on	UART1_BA+0x08	R/W	UART1 FIFO Control Register	0x0000_0101

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Rese	erved		RTS_TRI_LEV					
15	14	13	12	11	10	9	8		
			Reserved				RX_DIS		
7	6	5	4	3	2	1	0		
RFITL Reserved TFR					RFR	Reserved			

Bits	Descriptions	Descriptions					
[31:20]	Reserved	Reserved	Reserved				
		RTS Trigger Level	for Auto-flow Control Use				
		RTS_TRI_LEV	Trigger Level (Bytes)				
		0000	01				
[19:16]	RTS_TRI_LEV	0001	04				
		0010	08				
		others	14				
		Note: This field is us	sed for auto RTS flow control.				
[15:9]	Reserved	Reserved					
		Receiver Disable register.					
		The receiver is disabled or not (set 1 is disable receiver)					
[8]	RX DIS	1: Disable Receiver					
[0]	10.2516	0: Enable Receiver					
			s used for RS-485 Normal Multi-drop mode. It should be UA_ALT_CSR [RS-485_NMM] is programmed.				
[7:4]	RFITL	RX FIFO Interrupt (INT_RDA) Trigger Level				

- 281 -

Publication Release Date: May. 04, 2011 Revision V2.00



			When the number of bytes in the receive FIFO equals the RFITL then the RDA_IF be set (if UA_IER [RDA_IEN] is enable, an interrupt will generated).				
		RFITL	INTR_RDA Trigger Level (Bytes)				
		0000	01				
		0001	04				
		0010	08				
		others	14				
[3]	Reserved	Reserved					
		TX Field Softwa	TX Field Software Reset				
		When TX_RST are cleared.	When TX_RST is set, all the byte in the transmit FIFO and TX internal state machine are cleared.				
[2]	TFR	0 = Writing 0 to	0 = Writing 0 to this bit has no effect.				
		1 = Writing 1 to this bit will reset the TX internal state machine and pointers.					
		Note: This bit will auto clear needs at least 3 UART engine clock cycles.					
		RX Field Softwa	RX Field Software Reset				
		When RX_RST are cleared.	When RX_RST is set, all the byte in the receiver FIFO and RX internal state machine are cleared.				
[1]	RFR	0 = Writing 0 to	0 = Writing 0 to this bit has no effect.				
		1 = Writing 1 to	1 = Writing 1 to this bit will reset the RX internal state machine and pointers.				
		Note: This bit w	Note: This bit will auto clear needs at least 3 UART engine clock cycles.				
[0]	Reserved	Reserved					

- 282 -

nuvoTon

Line Control Register (UA LCR)

Register	Offset	R/W	Description	Reset Value
UA LCR	UART0_BA+0x0C	R/W	UART0 Line Control Register	0x0000_0000
0.1_20.1	UART1_BA+0x0C	R/W	UART1 Line Control Register	0x0000_0000

31	30	29	28	27	26	25	24	
			Rese	erved				
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
	Reserved							
7	6	5	4	3	2	1	0	
Reserved	ВСВ	SPE	EPE	PBE	NSB	W	LS	

Bits	Descriptions	
[31:7]	Reserved	Reserved
		Break Control Bit
[6]	ВСВ	When this bit is set to logic 1, the serial data output (TX) is forced to the Spacing State (logic 0). This bit acts only on TX and has no effect on the transmitter logic.
		Stick Parity Enable
[5]	SPE	1 = If bit 3 and 4 are logic 1, the parity bit is transmitted and checked as logic 0. If bit 3 is 1 and bit 4 is 0 then the parity bit is transmitted and checked as 1
		0 = Stick parity disabled
		Even Parity Enable
[4]	EPE	1 = Even number of logic 1's is transmitted and checked in each word
[4]		0 = Odd number of logic 1's is transmitted and checked in each word
		This bit has effect only when bit 3 (parity bit enable) is set.
		Parity Bit Enable
[3]	PBE	1 = Parity bit is generated on each outgoing character and is checked on each incoming data.
		0 = No parity bit.
[2]	NSB	Number of "STOP bit"



		0= One "STOP bit" is generated in the transmitted data 1= One and a half "STOP bit" is generated in the transmitted data when 5-bit word length is selected; Two "STOP bit" is generated when 6-, 7- and 8-bit word length is selected.					
		Word Length Select					
		WLS[1:0]	Character length				
[1:0]	WLS	00	5 bits				
[1:0]	WLS	01	6 bits				
		10	7 bits				
		11	8 bits				

- 284 -

nuvoTon

MODEM Control Register (UA MCR)

Register	Offset	R/W	Description	Reset Value
UA MCR	UART0_BA+0x10	R/W	UART0 Modem Control Register	0x0000_2000
	UART1_BA+0x10	R/W	UART1 Modem Control Register	0x0000_2000

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
Rese	erved	RTS_ST	Reserved			LEV_RTS	Reserved
7	6	5	4	3	2	1	0
	Reserved					RTS	Reserved

Bits	Descriptions								
[31:14]	Reserved	Reserved							
[13]	RTS_ST	RTS Pin State (Read Only) This bit is the output pin status of RTS.							
[12:10]	Reserved	Reserved	Reserved						
[9]	LEV_RTS	RTS Trigger Level This bit can change the RTS trigger level. 0= low level triggered 1= high level triggered UART Mode: Input1 Input0		Output RTS_ST (MCR.BIT13, RTS Pin) 1					
		0	0	0					
		'	-	-					
		1	1	1					

- 285 -

Publication Release Date: May. 04, 2011 Revision V2.00



		UART Mode : MCR[Lev_R	TS] = 1	_		
		MCR [RTS]				
		MCR [RTS_st]				
		<u>UART Mode : MCR[Lev_R]</u>	<i>TSJ = 0</i>			
		MCR [RTS]				
		MCR [RTS_st]				
		RS-485 Mode:				
		Input1	Input0	Output		
		LEV_RTS (MCR.BIT9) Tx RTS_ST (MCR.BIT13, Pin)				
		0 x 0				
		1 x 1				
		RS-485 Mode : MCR[Lev_R	TS] = 1	_		
		TX Start	D0 D1 D2	D3 D4 D5 D6 D7		
		MCR [RTS_st]				
		RS-485 Mode : MCR[Lev_R	TS] = 0			
		TX Start	D0 D1 D2 1	D3 D4 D5 D6 D7		
		MCR [RTS_st]				
[8:2]	Reserved	Reserved				
		RTS (Request-To-Send) Si	ignal			
		0 = Drive RTS pin to logic 1	(If the LEV_RTS set t	o low level triggered).		
[1]	RTS	1 = Drive RTS pin to logic 0	(If the LEV_RTS set t	o low level triggered).		
		0 = Drive RTS pin to logic 0	(If the LEV_RTS set t	o high level triggered).		
		1: Drive RTS pin to logic 1 (If the LEV_RTS set to	high level triggered).		
[0]	Reserved	Reserved				

nuvoTon

Modem Status Register (UA MSR)

Register	Offset	R/W	Description	Reset Value
UA MSR	UART0_BA+0x14	R/W	UART0 Modem Status Register	0x0000_0001
	UART1_BA+0x14	R/W	UART1 Modem Status Register	0x0000_0001

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
	Reserved					LEV_CTS	
7	6	5	4	3	2	1	0
Reserved			CTS_ST		Reserved		DCTSF

Bits	Descriptions	Descriptions					
[31:9]	Reserved	Reserved					
		CTS Trigger Level					
[8]	LEV_CTS	This bit can change the CTS trigger level to send TX_FIFO data.					
[O]	LEV_C13	0= high level triggered					
		1= low level triggered					
[7:5]	Reserved	Reserved					
[4]	CTS_ST	CTS Pin Status (Read Only)					
[4]		This bit is the pin status of CTS.					
[3:1]	Reserved	Reserved					
		Detect CTS State Change Flag (Read Only)					
[0]	DCTSF	This bit is set whenever CTS input has change state, and it will generate Modem interrupt to CPU when UA_IER [MODEM_IEN] is set to 1.					
		NOTE: This bit is read only, but can be cleared by writing '1' to it.					

nuvoTon

FIFO Status Register (UA FSR)

Register	Offset	R/W	Description	Reset Value
UA FSR	UART0_BA+0x18	R/W	UART0 FIFO Status Register	0x1040_4000
0.0.0.0	UART1_BA+0x18	R/W	UART1 FIFO Status Register	0x1040_4000

31	30	29	28	27	26	25	24
Reserved			TE_FLAG	TE_FLAG Reserved			
23	22	21	20	19	18	17	16
TX_OVER	TX_EMPTY	TX_POINTER					
15	14	13	12	11	10	9	8
RX_OVERL	RX_EMPTY		RX_POINTER				
7	6	5	4	3	2	1	0
Reserved	BIF	FEF	PEF	RS- 485_ADD_D ETF		Reserved	

Bits	Descriptions	
[31:29]	Reserved	Reserved
		Transmitter Empty Flag (Read Only)
[28]	TE_FLAG	Bit is set by hardware when TX FIFO (UA_THR) is empty and the STOP bit of the last byte has been transmitted.
		Bit is cleared automatically when TX FIFO is not empty or the last byte transmission has not completed.
[27:24]	Reserved	Reserved
		Transmitter FIFO Over (Read Only)
[23]	TX OVER	This bit indicates TX FIFO overflowing or not.
		If the number of bytes of transmitting data is greater than TX_FIFO (UA_RBR) size, 15 bytes of UART0/UART1, this bit will be set. Otherwise is cleared by hardware.
		Transmitter FIFO Empty (Read Only)
		This bit indicates TX FIFO empty or not.
[22] TX_EMPTY	TX_EMPTY	When the last byte of TX FIFO has been transferred to Transmitter Shift Register, hardware sets this bit high. It will be cleared when writing data into THR (TX FIFO not empty).
[21:16]	TX POINTER	TX FIFO Pointer (Read Only)
[21.10] TA_I ONTER		This field indicates the TX FIFO Buffer Pointer. When CPU writes one byte into

- 288 -

nuvoTon

		UA_THR, TX_POINTER increases one. When one byte of TX FIFO is transferred to Transmitter Shift Register, TX_POINTER decreases one.
		Receiver FIFO Over (Read Only)
[15]	RX_OVER	This bit indicates RX FIFO overrunning or not.
		If the number of bytes of received data is greater than RX_FIFO (UA_RBR) size, 15 bytes of UART0/UART1, this bit will be set. Otherwise is cleared by hardware.
		Receiver FIFO Empty (Read Only)
[14]	RX_EMPTY	This bit initiate RX FIFO empty or not.
		When the last byte of RX FIFO has been read by CPU, hardware sets this bit high. It will be cleared when UART receives any new data.
		RX FIFO Pointer (Read Only)
[13:8]	RX_POINTER	This field indicates the RX FIFO Buffer Pointer. When UART receives one byte from external device, RX_POINTER increases one. When one byte of RX FIFO is read by CPU, RX_POINTER decreases one.
[7]	Reserved	Reserved
		Break Interrupt Flag (Read Only)
[6]	BIF	This bit is set to a logic 1 whenever the received data input(RX) is held in the "spacing state" (logic 0) for longer than a full word transmission time (that is, the total time of "start bit" + data bits + parity + stop bits) and is reset whenever the CPU writes 1 to this bit.
		NOTE: This bit is read only, but can be cleared by writing '1' to it.
		Framing Error Flag (Read Only)
[5]	FEF	This bit is set to logic 1 whenever the received character does not have a valid "stop bit" (that is, the stop bit following the last data bit or parity bit is detected as a logic 0), and is reset whenever the CPU writes 1 to this bit.
		NOTE: This bit is read only, but can be cleared by writing '1' to it.
		Parity Error Flag (Read Only)
[4]	PEF	This bit is set to logic 1 whenever the received character does not have a valid "parity bit", and is reset whenever the CPU writes 1 to this bit.
		NOTE: This bit is read only, but can be cleared by writing '1' to it.
		RS-485 Address Byte Detection Flag (Read Only)
[3]	RS- 485_ADD_DETF	This bit is set to logic 1 and set UA_ALT_CSR [RS-485_ADD_EN] whenever in RS-485 mode the receiver detect any address byte received address byte character (bit9 = '1') bit, and it is reset whenever the CPU writes 1 to this bit.
		Note: This field is used for RS-485 function mode.
		NOTE: This bit is read only, but can be cleared by writing '1' to it.
[2:0]	Reserved	Reserved
	1	

nuvoTon

Interrupt Status Control Register (UA ISR)

Register	Offset	R/W	Description	Reset Value
UA ISR	UART0_BA+0x1C	R/W	UART0 Interrupt Status Register	0x0000_000A
er gront	UART1_BA+0x1C	R/W	UART1 Interrupt Status Register	0x0000_000A

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
			Rese	erved				
15	14	13	12	11	10	9	8	
	Reserved		TOUT_INT	MODEM_IN T	RLS_INT	THRE_INT	RDA_INT	
7	6	5	4	3	2	1	0	
	Reserved		TOUT_IF	MODEM_IF	RLS_IF	THRE_IF	RDA_IF	

Bits	Descriptions	
[31:13]	Reserved	Reserved
[12]	TOUT_INT	Time Out Interrupt Indicator To Interrupt Controller (Read Only) An AND output with inputs of RTO_IEN and TOUT_IF
[11]	MODEM_INT	MODEM Status Interrupt Indicator To Interrupt Controller (Read Only). An AND output with inputs of MODEM_IEN and MODEM_IF
[10]	RLS_INT	Receive Line Status Interrupt Indicator To Interrupt Controller (Read Only). An AND output with inputs of RLS_IEN and RLS_IF
[9]	THRE_INT	Transmit Holding Register Empty Interrupt Indicator To Interrupt Controller (Read Only). An AND output with inputs of THRE_IEN and THRE_IF
[8]	RDA_INT	Receive Data Available Interrupt Indicator To Interrupt Controller (Read Only). An AND output with inputs of RDA_IEN and RDA_IF
[7:5]	Reserved	Reserved
[4]	TOUT_IF	Time Out Interrupt Flag (Read Only) This bit is set when the RX FIFO is not empty and no activities occurred in the RX FIFO and the time out counter equal to TOIC. If UA_IER [TOUT_IEN] is enabled, the

nuvoTon

		Tout interrupt will be generated.
		NOTE: This bit is read only and user can read UA_RBR (RX is in active) to clear it.
		MODEM Interrupt Flag (Read Only)
[3]	MODEM_IF	This bit is set when the CTS pin has state change (DCTSF=1). If UA_IER [MODEM_IEN] is enabled, the Modem interrupt will be generated.
		NOTE: Write 1 to clear this bit to zero.
		Receive Line Interrupt Flag (Read Only).
[2]	RLS_IF	This bit is set when the RX receive data have parity error, framing error or break error (at least one of 3 bits, BIF, FEF and PEF, is set). If UA_IER [RLS_IEN] is enabled, the RLS interrupt will be generated.
		NOTE: When in RS-485 function mode, this field include "receiver detect any address byte received address byte character (bit9 = '1') bit.
		NOTE: Write 1 to clear this bit to zero.
		Transmit Holding Register Empty Interrupt Flag (Read Only).
[1]	THRE_IF	This bit is set when the last data of TX FIFO is transferred to Transmitter Shift Register. If UA_IER [THRE_IEN] is enabled, the THRE interrupt will be generated.
		NOTE: This bit is read only and it will be cleared when writing data into THR (TX FIFO not empty).
		Receive Data Available Interrupt Flag (Read Only).
[0]	RDA_IF	When the number of bytes in the RX FIFO equals the RFITL then the RDA_IF will be set. If UA_IER [RDA_IEN] is enabled, the RDA interrupt will be generated.
		NOTE: This bit is read only and it will be cleared when the number of unread bytes of RX FIFO drops below the threshold level (RFITL).

nuvoTon

UART Interrupt Source	Interrupt Enable Bit	Interrupt Indicator to Interrupt Controller	Interrupt Flag	Flag Cleared by
RX Timeout Interrupt INT_TOUT	RTO_IEN	TOUT_INT	TOUT_IF	Read UA_RBR
Modem Status Interrupt INT_MODEM	MODEM_IEN	MODEM_INT	MODEM_IF = (DCTSF)	Write '1' to DCTSF
Receive Line Status Interrupt INT_RLS	RLS_IEN	RLS_INT	RLS_IF = (BIF or FEF or PEF)	Write '1' to BIF/FEF/PEF
Transmit Holding Register Empty Interrupt INT_THRE	THRE_IEN	THRE_INT	THRE_IF	Write UA_THR
Receive Data Available Interrupt INT_RDA	RDA_IEN	RDA_INT	RDA_IF	Read UA_RBR

Table 6-9 UART Interrupt Sources and Flags Table In Software Mode

- 292 -

nuvoTon

Time out Register (UA TOR)

Register	Offset	R/W	Description	Reset Value
UA TOR	UART0_BA+0x20	R/W	UART0 Time Out Register	0x0000_0000
eng. en	UART1_BA+0x20	R/W	UART1 Time Out Register	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
			DI	LY			
7	6	5	4	3	2	1	0
Reserved		TOIC					

Bits	Descriptions	Descriptions				
[31:16]	Reserved	Reserved				
[15:8]	DLY	TX Delay time value This field is use to programming the transfer delay time between the last stop bit and next start bit. TX Byte (i) Start Byte (i+1) Start				
[6:0]	тоіс	Time Out Interrupt Comparator The time out counter resets and starts counting (the counting clock = baud rate) whenever the RX FIFO receives a new data word. Once the content of time out counter (TOUT_CNT) is equal to that of time out interrupt comparator (TOIC), a receiver time out interrupt (INT_TOUT) is generated if UA_IER [RTO_IEN]. A new incoming data word or RX FIFO empty clears INT_TOUT.				

nuvoTon

Baud Rate Divider Register (UA BAUD)

Register	Offset	R/W	Description	Reset Value
UA BAUD	UART0_BA+0x24	R/W	UART0 Baud Rate Divisor Register	0x0F00_0000
0.1_2,102	UART1_BA+0x24	R/W	UART1 Baud Rate Divisor Register	0x0F00_0000

31	30	29	28	27	26	25	24
Rese	erved	DIV_X_EN	DIV_X_ONE		DIVIDER_X		
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
	BRD						
7	6	5	4	3	2	1	0
	BRD						

Bits	Descriptions	
[31:30]	Reserved	Reserved
		Divider X Enable
		The BRD = Baud Rate Divider, and the baud rate equation is Baud Rate = Clock / [M * (BRD + 2)]; The default value of M is 16.
[29]	DIV_X_EN	0 = Disable divider X (the equation of M = 16)
		1 = Enable divider X (the equation of M = X+1, but DIVIDER_X [27:24] must >= 8).
		Refer to the Table 6-10 for more information.
		NOTE: When in IrDA mode, this bit must disable.
		Divider X equal 1
1001	511/ Y 51/5	0 = Divider M = X (the equation of M = X+1, but DIVIDER_X[27:24] must >= 8)
[28]	DIV_X_ONE	1 = Divider M = 1 (the equation of M = 1, but BRD [15:0] must >= 3).
		Refer to the Table 6-10 for more information.
[07:04]	DIVIDED Y	Divider X
[27:24]	DIVIDER_X	The baud rate divider M = X+1.
[23:16]	Reserved	Reserved
[15:0]	BRD	Baud Rate Divider

nuvoTon

I		The field indicated the baud rate divider

Mode	DIV_X_EN	DIV_X_ONE	DIVIDER X	BRD	Baud rate equation
0	Disable	0	В	Α	UART_CLK / [16 * (A+2)]
1	Enable	0	В	Α	UART_CLK / [(B+1) * (A+2)] , B must >= 8
2	Enable	1	Don't care	Α	UART_CLK / (A+2), A must >=3

Table 6-10 Baud rate equation table

- 295 -

nuvoTon

IrDA Control Register (IRCR)

Register	Offset	R/W	Description	Reset Value
UA IRCR	UART0_BA+0x28	R/W	UART0 IrDA Control Register	0x0000_0040
o, c_iii oii	UART1_BA+0x28	R/W	UART1 IrDA Control Register	0x0000_0040

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
	Reserved							
7	6	5	4	3	2	1	0	
Reserved	INV_RX	INV_TX	Reserved TX_SELECT Reserved			Reserved		

Bits	Descriptions	Descriptions					
[31:7]	Reserved	d Reserved					
		INV_RX					
[6]	INV_RX	1= Inverse RX input signal					
		0= No inversion					
		INV_TX					
[5]	INV_TX	1= Inverse TX output signal					
		0= No inversion					
[4:2]	Reserved	Reserved					
		TX_SELECT					
[1]	TX_SELECT	1 = Enable IrDA transmitter					
		0 = Enable IrDA receiver					
[0]	Reserved	Reserved					

Note: When in IrDA mode, the UA_BAUD [DIV_X_EN] register must disable (the baud equation must be Clock / 16 * (BRD)

nuvoTon

UART Alternate Control/Status Register (UA ALT CSR)

Register	Offset	R/W	Description	Reset Value
UA_ALT_CS	UART0_BA+0x2C	R/W	UART0 Alternate Control/Status Register	0x0000_0000
R	UART1_BA+0x2C	R/W	UART1 Alternate Control/Status Register	0x0000_0000

31	30	29	28	27	26	25	24
	ADDR_MATCH						
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
RS- 485_ADD_E N	Reserved RS- 485_AUD						RS- 485_NMM
7	6	5	4	3	2	1	0
	Reserved						

Bits	Descriptions	Descriptions					
[31:24]	ADDR_MATCH	Address match value register This field contains the RS-485 address match values. Note: This field is used for RS-485 auto address detection mode.					
[23:16]	Reserved	Reserved					
[15]	RS- 485_ADD_EN	RS-485 Address Detection Enable This bit is use to enable RS-485 address detection mode. 1= Enable address detection mode 0= Disable address detection mode Note: This field is used for RS-485 any operation mode.					
[14:11]	Reserved	Reserved					
[10]	RS-485_AUD	RS-485 Auto Direction Mode (AUD) 1= Enable RS-485 Auto Direction Operation Mode (AUO) 0= Disable RS-485 Auto Direction Operation Mode (AUO) Note: It can be active with RS-485_AAD or RS-485_NMM operation mode.					
[9]	RS-485_AAD	RS-485 Auto Address Detection Operation Mode (AAD)					

nuvoTon

		1= Enable RS-485 Auto Address Detection Operation Mode (AAD)
		0= Disable RS-485 Auto Address Detection Operation Mode (AAD)
		Note: It can't be active with RS-485_NMM operation mode.
		RS-485 Normal Multi-drop Operation Mode (NMM)
101	DC 405 NIMBA	1= Enable RS-485 Normal Multi-drop Operation Mode (NMM)
[8]	RS-485_NMM	0= Disable RS-485 Normal Multi-drop Operation Mode (NMM)
		Note: It can't be active with RS-485_AAD operation mode.
[7:0]	Reserved	Reserved

- 298 -

nuvoTon

UART Function Select Register (UA FUN SEL)

Register	Offset	R/W	Description	Reset Value
UA_FUN_S	UART0_BA+0x30	R/W	UART0 Function Select Register	0x0000_0000
EL	UART1_BA+0x30	R/W	UART1 Function Select Register	0x0000_0000

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
	Reserved							
7	6	5	4	3	2	1	0	
Reserved						FUN.	SEL	

Bits	Descriptions	Descriptions		
[31:2]	Reserved	Reserved Reserved		
		Function Select Enable		
		00 = UART Function		
[1:0]	FUN_SEL	01 = Reserved		
		10 = Enable IrDA Function		
		11 = Enable RS-485 Function		



6.11 Analog-to-Digital Converter (ADC)

6.11.1 Overview

NuMicro M051[™] series contain one 12-bit successive approximation analog-to-digital converters (SAR A/D converter) with 8 input channels. The A/D converter supports four operation modes: single, burst, single-cycle scan and continuous scan mode. The A/D converters can be started by software and external STADC/P3.2 pin.

6.11.2 Features

- Analog input voltage range: 0~AVDD (Max to 5.0V).
- 12-bit resolution and 10-bit accuracy is guaranteed.
- Up to 8 single-end analog input channels or 4 differential analog input channels.
- Maximum ADC clock frequency is 16 MHz.
- Up to 600k SPS conversion rate.
- Four operating modes
 - Single mode: A/D conversion is performed one time on a specified channel.
 - Single-cycle scan mode: A/D conversion is performed one cycle on all specified channels with the sequence from the lowest numbered channel to the highest numbered channel.
 - Continuous scan mode: A/D converter continuously performs Single-cycle scan mode until software stops A/D conversion.
 - Burst mode: A/D conversion will sample and convert the specified single channel and sequentially store in FIFO.
- An A/D conversion can be started by
 - Software Write 1 to ADST bit
 - External pin STADC
- Conversion results are held in data registers for each channel with valid and overrun indicators.
- Conversion result can be compared with specify value and user can select whether to generate an interrupt when conversion result matches the compare register setting.
- Channel 7 supports 2 input sources: external analog voltage and internal bandgap voltage.

nuvoton

Support Self-calibration to minimize conversion error.

6.11.3 ADC Block Diagram




Figure 6-68 ADC Controller Block Diagram



6.11.4 ADC Operation Procedure

The A/D converter operates by successive approximation with 12-bit resolution. This A/D converter equips with self calibration function to minimize conversion error, user can write 1 to CALEN bit in ADCALR register to enable calibration function, while internal calibration is finished, the CAL_DONE bit will assert. The ADC has four operation modes: single, burst, single-cycle scan mode and continuous scan mode. When changing the operating mode or analog input channel enable, in order to prevent incorrect operation, software must clear ADST bit to 0 in ADCR register.

6.11.4.1 Self-Calibration

When chip power on or switch conversion mode between single-end mode and differential mode, it needs to do ADC self calibration to minimize the conversion error. User can write 1 to CALEN bit in ADCALR register to enable self calibration. The operation is process internally and it needs 127 ADC clocks to complete calibration. After CALEN is set to 1, software must wait CAL_DONE bit set by internal hardware. The detail timing is shown as below:




Figure 6-69 ADC Converter Self-Calibration Timing Diagram

6.11.4.2 ADC Clock Generator

The maximum sampling rate is up to 600K. The ADC engine has three clock sources selected by 2-bit ADC_S (CLKSEL[3:2]), the ADC clock frequency is divided by an 8-bit prescaler with the formula:

The ADC clock frequency = $(ADC \ clock \ source \ frequency) / (ADC \ N+1)$; where the 8-bit ADC N is located in register CLKDIV[23:16].

In generally, software can set ADC_S and ADC_N to get 16 MHz or slightly less.

nuvoton




Figure 6-70 ADC Clock Control

6.11.4.3 Single Mode

In single mode, A/D conversion is performed only once on the specified single channel. The operations are as follows:

- 1. A/D conversion will be started when the ADST bit of ADCR is set to 1 by software or external trigger input.
- 2. When A/D conversion is finished, the result is stored in the A/D data register corresponding to the channel.
- 3. The ADF bit of ADSR register will be set to 1. If the ADIE bit of ADCR register is set to 1, the ADC interrupt will be asserted.
- 4. The ADST bit remains 1 during A/D conversion. When A/D conversion ends, the ADST bit is automatically cleared to 0 and the A/D converter enters idle state.

Note: If software enables more than one channel in single mode, the channel with the lowest number will be selected and the other enabled channels will be ignored.

nuvoton




Figure 6-71 Single Mode Conversion Timing Diagram

6.11.4.4 Burst Mode

In burst mode, A/D conversion will sample and convert the specified single channel and sequentially store in FIFO (up to 8 samples). The operations are as follows:

- 1. When the ADST bit in ADCR is set to 1 by software or external trigger input, A/D conversion starts on the channel with the lowest number.
- 2. When A/D conversion for special enabled channel is completed, the result is sequentially transferred to FIFO and can be accessed from the A/D data register 0.
- 3. When more than 4 samples in FIFO, the ADF bit in ADSR is set to 1. If the ADIE bit is set to 1 at this time, an ADC interrupt is requested after A/D conversion ends.
- 4. Steps 2 to 3 are repeated as long as the ADST bit remains set to 1. When the ADST bit is cleared to 0, A/D conversion stops and the A/D converter enters the idle state.

Note: If software enables more than one channel in burst mode, the channel with the lowest number is converted and other enabled channels will be ignored.

6.11.4.5 Single-Cycle Scan Mode

In single-cycle scan mode, A/D conversion will sample and convert the specified channels once in the sequence from the lowest number enabled channel to the highest number enabled channel. Operations are as follows:

nuvoTon

- When the ADST bit in ADCR is set to 1 by software or external trigger input, A/D conversion starts on the channel with the lowest number.
- 2. When A/D conversion for each enabled channel is completed, the result is sequentially transferred to the A/D data register corresponding to each channel.
- 3. When the conversions of all the enabled channels are completed, the ADF bit in ADSR is set to 1. If the ADC interrupt function is enabled, the ADC interrupt occurs.
- 4. After A/D conversion ends, the ADST bit is automatically cleared to 0 and the A/D converter enters idle state. If ADST is cleared to 0 before all enabled ADC channels conversion done, ADC controller will finish current conversion and the result of the lowest enabled ADC channel will become unpredictable.

An example timing diagram for single-cycle scan on enabled channels (0, 2, 3 and 7) is shown in the Figure 6-72






Figure 6-72 Single-Cycle Scan on Enabled Channels Timing Diagram

nuvoton

6.11.4.6 Continuous Scan Mode

In continuous scan mode, A/D conversion is performed sequentially on the specified channels that enabled by CHEN bits in ADCHER register (maximum 8 channels for ADC). The operations are as follows:

- 1. When the ADST bit in ADCR is set to 1 by software or external trigger input, A/D conversion starts on the channel with the lowest number.
- 2. When A/D conversion for each enabled channel is completed, the result of each enabled channel is stored in the A/D data register corresponding to each enabled channel.
- 3. When A/D converter completes the conversions of all enabled channels sequentially, the ADF bit (ADSR[0]) will be set to 1. If the ADC interrupt function is enabled, the ADC interrupt occurs. The conversion of the enabled channel with the lowest number will start again if software has not cleared the ADST bit.
- 4. As long as the ADST bit remains at 1, the step 2 ~ 3 will be repeated. When ADST is cleared to 0, ADC controller will finish current conversion and the result of the lowest enabled ADC channel will become unpredictable.

An example timing diagram for continuous scan on enabled channels (0, 2, 3 and 7) is shown in the Figure 6-73.




Figure 6-73 Continuous Scan on Enabled Channels Timing Diagram



6.11.4.7 External Trigger Input Sampling and A/D Conversion Time

In single-cycle scan mode, A/D conversion can be triggered by external pin request. When the ADCR.TRGEN is set to high to enable ADC external trigger function, setting the TRGS[1:0] bits to 00b is to select external trigger input from the STADC pin. Software can set TRGCOND[1:0] to select trigger condition is **falling/rising edge or low/high** level. If level trigger condition is selected, the STADC pin must be kept at defined state at least 8 PCLKs. The ADST bit will be set to 1 at the 9th PCLK and start to conversion. Conversion is continuous if external trigger input is kept at active state in level trigger mode. It is stopped only when external condition trigger condition disappears. If edge trigger condition is selected, the high and low state must be kept at least 4 PLCKs. Pulse that is shorter than this specification will be ignored.

6.11.4.8 Conversion Result Monitor by Compare Mode Function

NuMicro M051[™] series controller provide two sets of compare register, ADCMPR0 and ADCMPR1, and 1 to monitor maximum two specified channels conversion result from A/D conversion module, refer to Figure 6-74. Software can select which channel to be monitored by set CMPCH(ADCMPRx[5:0]) and CMPCOND bit is used to check conversion result is less than specify value or greater than (equal to) value specified in CMPD[11:0]. When the conversion of the channel specified by CMPCH is completed, the comparing action will be triggered one time automatically. When the compare result meets the setting, compare match counter will increase 1, otherwise, the compare match counter will be clear to 0. When counter value reach the setting of (CMPMATCNT+1) then CMPF bit will be set to 1, if CMPIE bit is set then an ADC_INT interrupt request is generated. Software can use it to monitor the external analog input pin voltage transition in scan mode without imposing a load on software. Detail logics diagram is shown in the Figure 6-74.




Figure 6-74 A/D Conversion Result Monitor Logics Diagram

nuvoTon

6.11.4.9 Interrupt Sources

There are three interrupt sources of ADC interrupt. When an ADC operation mode finishes its conversion, the A/D conversion end flag, ADF, will be set to 1. The CMPF0 and CMPF1 are the compare flags of compare function. When the conversion result meets the settings of ADCMPR0/1, the corresponding flag will be set to 1. When one of the flags, ADF, CMPF0 and CMPF1, is set to 1 and the corresponding interrupt enable bit, ADIE of ADCR and CMPIE of ADCMPR0/1, is set to 1, the ADC interrupt will be asserted. Software can clear the flag to revoke the interrupt request.




Figure 6-75 A/D Controller Interrupt



6.11.5 ADC Controller Registers Map

R: read only, W: write only, R/W: both read and write.

Register	gister Offset R/W Description		Description	Reset Value
ADC_BA = 0	x400E_0000			
ADDR0	ADDRO ADC_BA+0x00 R		A/D Data Register 0	0x0000_0000
ADDR1	ADC_BA+0x04	R	A/D Data Register 1	0x0000_0000
ADDR2	ADC_BA+0x08	R	A/D Data Register 2	0x0000_0000
ADDR3	ADC_BA+0x0C	R	A/D Data Register 3	0x0000_0000
ADDR4	ADC_BA+0x10	R	A/D Data Register 4	0x0000_0000
ADDR5	ADDR5 ADC_BA+0x14 R		A/D Data Register 5	0x0000_0000
ADDR6	ADC_BA+0x18	R	A/D Data Register 6	0x0000_0000
ADDR7	ADC_BA+0x1C	R	A/D Data Register 7	0x0000_0000
ADCR	ADC_BA+0x20	R/W	A/D Control Register	0x0000_0000
ADCHER	ADC_BA+0x24	R/W	A/D Channel Enable Register	0x0000_0000
ADCMPR0	ADC_BA+0x28	R/W	A/D Compare Register 0	0x0000_0000
ADCMPR1	ADC_BA+0x2C	R/W	A/D Compare Register 1	0x0000_0000
ADSR	ADC_BA+0x30	R/W	A/D Status Register	0x0000_0000
ADCALR	ADCALR ADC_BA+0x34 R/W		A/D Calibration Register	0x0000_0000



6.11.6 ADC Controller Registers Description

A/D Data Registers (ADDR0 ~ ADDR7)

Register	Offset	R/W	Description	Reset Value
ADDR0	ADC_BA+0x00	R	A/D Data Register 0	0x0000_0000
ADDR1	ADC_BA+0x04	R	A/D Data Register 1	0x0000_0000
ADDR2	ADC_BA+0x08	R	A/D Data Register 2	0x0000_0000
ADDR3	ADC_BA+0x0c	R	A/D Data Register 3	0x0000_0000
ADDR4	ADC_BA+0x10	R	A/D Data Register 4	0x0000_0000
ADDR5	ADC_BA+0x14	R	A/D Data Register 5	0x0000_0000
ADDR6	ADC_BA+0x18	R	A/D Data Register 6	0x0000_0000
ADDR7	ADC_BA+0x1C	R	A/D Data Register 7	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
			VALID	OVERRUN						
15	14	13	12	11	10	9	8			
	Rese	erved		RSLT [11:8]						
7	6	5	4	3	2	1	0			
	RSLT [7:0]									

Bits	Descriptions	escriptions					
[31:18]	Reserved	-					
		Valid Flag					
		1 = Data in RSLT[11:0] bits is valid.					
[17]	VALID	0 = Data in RSLT[11:0] bits is not valid.					
		This bit is set to 1 when corresponding channel analog input conversion is completed and cleared by hardware after ADDR register is read.					
		This is a read only bit					

nuvoton

		Over Run Flag (Read Only)
		1 = Data in RSLT[11:0] is overwrite.
[16]	OVERRUN	0 = Data in RSLT[11:0] is recent conversion result.
		If converted data in RSLT[11:0] has not been read before new conversion result is loaded to this register, OVERRUN is set to 1. It is cleared by hardware after ADDR register is read.
[15:12]	Reserved	-
[11:0]	RSLT	A/D Conversion Result
[11.0]	KSLI	This field contains conversion result of ADC.




Figure 6-76 ADC single-end input conversion voltage and conversion result mapping diagram

nuvoton




Figure 6-77 ADC differential input conversion voltage and conversion result mapping diagram

nuvoTon

A/D Control Register (ADCR)

Register	Offset	R/W	Description	Reset Value
ADCR	ADC_BA+0x20	R/W	ADC Control Register	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
	Rese	erved		ADST	DIFFEN	Reserved	TRGEN			
7	6	5	4	3	2	1	0			
TRGCOND TRGS			AD	MD	ADIE	ADEN				

Bits	Descriptions						
[31:12]	Reserved	-					
		A/D (Conversion Start				
		1 = C	onversion start.				
	4507	0 = C	onversion stopped and A/D conver	ter enter idle state	t.		
[11]	ADST	ADST bit can be set to 1 from two sources: software and external pin STADC. ADST will be cleared to 0 by hardware automatically at the ends of single mode and single-cycle scan mode. In continuous scan and burst modes, A/D conversion is continuously performed until software write 0 to this bit or chip reset.					
		Differential Input Mode Enable					
		1 = differential analog input mode					
		0 = single-end analog input mode					
[10]	DIFFEN	Differential input paired channel		ADC analog input			
				V_{plus}	V _{minus}		
			0	AIN0	AIN1		
			1	AIN2	AIN3		
			2	AIN4	AIN5		

- 313 -

Publication Release Date: May. 04, 2011 Revision V2.00



			3	AIN6	AIN7	
		Diffe V _{minus}	rential input voltage (V_{diff}) = V_{plus} is the inverted analog input.	- V_{minus} , where V_{minus}	/ _{plus} is the analog	input;
		chan	: In differential input mode, only the nels needs to be enabled in ADCHE corresponding data register of the	ER. The conversi	ion result will be p	onding blaced
[9]	Reserved	-				
		Exte	nal Trigger Enable			
		Enab	le or disable triggering of A/D conve	ersion by externa	l STADC pin.	
[8]	TRGEN	1= Eı	nable			
		0= Di	sable			
		ADC	external trigger function is only sup	ported in single-o	cycle scan mode.	
		Exte	nal Trigger Condition			
		signa	These two bits decide external pin STADC trigger event is level or edge. The signal must be kept at stable state at least 8 PCLKs for level trigger and 4 PCLKs at high and low state for edge trigger.			
[7:6]	TRGCOND	00 = Low level				
		01 = High level				
		10 = Falling edge				
		11 = Rising edge				
		Hardware Trigger Source				
		00 = A/D conversion is started by external STADC pin.				
[5:4]	TRGS	Others = Reserved				
		Software should disable TRGEN and ADST before change TRGS.				
		In hardware trigger mode, the ADST bit is set by the external trigger fro STADC.				from
		A/D (Converter Operation Mode			
		00 =	Single conversion			
		01 =	Burst conversion			
[3:2]	ADMD	10 =	Single-cycle scan			
		11 = Continuous scan				
		When changing the operation mode, software should disable ADST bit firstly.				
		Note	: In Burst Mode, the A/D result data	a always at Data	Register 0.	
		A/D I	nterrupt Enable			
[4]	ADIE	1 = E	nable A/D interrupt function			
[1]	ADIE	0 = 0	isable A/D interrupt function			
		A/D conversion end interrupt request is generated if ADIE bit is set to 1.				

- 314 -



			A/D Converter Enable
			1 = Enable
[0]	[0] ADEN		0 = Disable
			Before starting A/D conversion function, this bit should be set to 1. Clear it to 0 to disable A/D converter analog circuit power consumption.

- 315 -

nuvoton

A/D Channel Enable Register (ADCHER)

Register	Offset	R/W	Description	Reset Value
ADCHER	ADC_BA+0x24	R/W	A/D Channel Enable	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
	Reserved									
7	6	5	4	3	2	1	0			
CHEN7	CHEN6	CHEN5	CHEN4	CHEN3	CHEN2	CHEN1	CHEN0			

Bits	Descriptions	
[31:10]	Reserved	-
		Analog Input Channel 7 select
		00= External Analog Input
		01= Internal Bandgap voltage
[9:8]	PRESEL[1:0]	10= Reserved
[0.0]		11= Reserved
		Note:
		When software select the band-gap voltage as the analog input source of ADC channel 7, ADC clock rate needs to be limited to lower than 300 KHz.
		Analog Input Channel 7 Enable
[7]	CHEN7	1 = Enable
		0 = Disable
		Analog Input Channel 6 Enable
[6]	CHEN6	1 = Enable
		0 = Disable
		Analog Input Channel 5 Enable
[5]	CHEN5	1 = Enable
		0 = Disable

- 316 -



		Analog Input Channel 4 Enable
[4]	CHEN4	1 = Enable
		0 = Disable
		Analog Input Channel 3 Enable
[3]	CHEN3	1 = Enable
		0 = Disable
		Analog Input Channel 2 Enable
[2]	CHEN2	1 = Enable
		0 = Disable
		Analog Input Channel 1 Enable
[1]	CHEN1	1 = Enable
		0 = Disable
		Analog Input Channel 0 Enable
[0]	CHEN0	1 = Enable
		0 = Disable

nuvoTon

A/D Compare Register 0/1 (ADCMPR0/1)

Register	Offset	R/W	Description	Reset Value
ADCMPR0	ADC_BA+0x28	R/W	A/D Compare Register 0	0x0000_0000
ADCMPR1	ADC_BA+0x2C	R/W	A/D Compare Register 1	0x0000_0000

31	30	29	28	27	26	25	24
	Reserved				CMPD[11:8]		
23	22	21	20	19	18	17	16
			СМРІ	D[7:0]			
15	14	13	12	11	10	9	8
	Rese	erved			СМРМ	ATCNT	
7	6	5	4	3	2	1	0
Rese	Reserved CMPCH				CMPCOND	CMPIE	CMPEN

Bits	Descriptions	
[31:28]	Reserved	-
[27:16]	CMPD	Comparison Data The 12 bits data is used to compare with conversion result of specified channel.
[15:12]	Reserved	-
		Compare Match Count
[11:8]	CMPMATCNT	When the specified A/D channel analog conversion result matches the compare condition defined by CMPCOND[2], the internal match counter will increase 1. When the internal counter reaches the value to (CMPMATCNT +1), the CMPFx bit will be set.
		Compare Channel Selection
		000 = Channel 0 conversion result is selected to be compared.
		001 = Channel 1 conversion result is selected to be compared.
		010 = Channel 2 conversion result is selected to be compared.
[5:3]	СМРСН	011 = Channel 3 conversion result is selected to be compared.
		100 = Channel 4 conversion result is selected to be compared.
		101 = Channel 5 conversion result is selected to be compared.
		110 = Channel 6 conversion result is selected to be compared.
		111 = Channel 7 conversion result is selected to be compared.

- 318 -

nuvoTon

[2]	CMPCOND	Compare Condition 1= Set the compare condition as that when a 12-bit A/D conversion result is greater or equal to the 12-bit CMPD (ADCMPRx[27:16]), the internal match counter will increase one. 0= Set the compare condition as that when a 12-bit A/D conversion result is less than the 12-bit CMPD (ADCMPRx[27:16]), the internal match counter will increase one. Note: When the internal counter reaches the value to (CMPMATCNT +1), the CMPFx bit will be set.
[1]	СМРІЕ	Compare Interrupt Enable 1 = Enable compare function interrupt. 0 = Disable compare function interrupt. If the compare function is enabled and the compare condition matches the setting of CMPCOND and CMPMATCNT, CMPFx bit will be asserted, in the meanwhile, if CMPIE is set to 1, a compare interrupt request is generated.
[0]	CMPEN	Compare Enable 1 = Enable compare function. 0 = Disable compare function. Set this bit to 1 to enable ADC controller to compare CMPD[11:0] with specified channel conversion result when converted data is loaded into ADDR register.

- 319 -

nuvoTon

A/D Status Register (ADSR)

Register	Offset	R/W	Description	Reset Value
ADSR	ADC_BA+0x30	R/W	ADC Status Register	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
			OVEF	RRUN					
15	14	13	12	11	10	9	8		
			VA	LID					
7	6	5	4	3	2	1	0		
Reserved CHANNEL				BUSY	CMPF1	CMPF0	ADF		

Bits	Descriptions	
[31:24]	Reserved	-
		Over Run flag (Read Only)
[23:16]	OVERRUN	It is a mirror to OVERRUN bit in ADDRx
[When ADC in Burst Mode, and the FIFO is overrun, OVERRUN[7:0] will all set to 1.
		Data Valid flag (Read Only)
[15:8]	VALID	It is a mirror of VALID bit in ADDRx
		When ADC in Burst Mode, and the FIFO is valid, VALID[7:0] will all set to 1.
[7]	Reserved	-
		Current Conversion Channel
[6:4]	CHANNEL	This filed reflects current conversion channel when BUSY=1. When BUSY=0, it shows the number of the next converted channel.
		It is read only.
		BUSY/IDLE
		1 = A/D converter is busy at conversion.
[3]	BUSY	0 = A/D converter is in idle state.
		This bit is mirror of as ADST bit in ADCR.
		It is read only.



		Compare Flag
[2]	CMPF1	When the selected channel A/D conversion result meets setting condition in ADCMPR1 then this bit is set to 1. And it is cleared by writing 1 to self.
		1 = Conversion result in ADDR meets ADCMPR1 setting
		0 = Conversion result in ADDR does not meet ADCMPR1 setting
		Compare Flag
[1]	CMPF0	When the selected channel A/D conversion result meets setting condition in ADCMPR0 then this bit is set to 1. And it is cleared by writing 1 to self.
		1 = Conversion result in ADDR meets ADCMPR0setting
		0 = Conversion result in ADDR does not meet ADCMPR0setting
		A/D Conversion End Flag
		A status flag that indicates the end of A/D conversion.
		ADF is set to 1 at these three conditions:
[0]	ADF	When A/D conversion ends in single mode
		2. When A/D conversion ends on all specified channels in scan mode.
		3. When more than 4 samples in FIFO in Burst mode.
		This flag can be cleared by writing 1 to self.

- 321 -

nuvoTon

A/D Calibration Register (ADCALR)

Register	Offset	R/W	Description	Reset Value
ADCALR	ADC_BA+0x34	R/W	A/D Calibration Register	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
			Rese	erved					
15	14	13	12	11	10	9	8		
			Rese	erved					
7	6	5	4	3	2	1	0		
	Reserved						CALEN		

Bits	Descriptions	
[31:2]	Reserved	-
[1]	CALDONE	Calibration is Done (read only)
		1 = A/D converter self calibration is done
		0 = A/D converter has not been calibrated or calibration is in progress if CALEN bit is set.
		When 0 is written to CALEN bit, CALDONE bit is cleared by hardware immediately. It is a read only bit.
[0]	CALEN	Self Calibration Enable
		1 = Enable self calibration
		0 = Disable self calibration
		Software can set this bit to 1 enables A/D converter to do self calibration function. It needs 127 ADC clocks to complete calibration. This bit must be kept at 1 after CALDONE asserted. Clearing this bit will disable self calibration function.



6.12 External Bus Interface (EBI)

6.12.1 Overview

NuMicro M051[™] series equips an external bus interface (EBI) for external device used.

To save the connections between external device and this chip, EBI support address bus and data bus multiplex mode. And, address latch enable (ALE) signal supported differentiate the address and data cycle.

6.12.2 Features

External Bus Interface has the following functions:

- 1. External devices with max. 64K-byte size (8 bit data width)/128K-byte (16 bit data width) supported
- 2. Variable external bus base clock (MCLK) supported
- 3. 8 bit or 16 bit data width supported
- 4. Variable data access time (tACC), address latch enable time (tALE) and address hold time (tAHD) supported
- 5. Address bus and data bus multiplex mode supported to save the address pins
- 6. Configurable idle cycle supported for different access condition: Write command finish (W2X), Read-to-Read (R2R)

- 323 -

nuvoton

6.12.3 EBI Block Diagram




Figure 6-78 EBI Block Diagram



6.12.4 Operation Procedure

6.12.4.1 EBI Area and Address Hit

NuMicro M051 $^{\text{TM}}$ series EBI mapping address is located at 0x6000_0000 ~ 0x6001_FFFF and the total memory space is 128Kbyte. When system request address hit EBI's memory space, the corresponding EBI chip select signal is assert and EBI state machine operates.

For an 8-bit device (64Kbyte), EBI mapped this 64Kbyte device to 0x6000_0000 ~ 0x6000_FFFF and 0x6001_0000 ~ 0x6001_FFFF simultaneously.

6.12.4.2 EBI Data Width Connection

NuMicro M051™ series EBI support device whose address bus and data bus are multiplexed. For the external device with separated address and data bus, the connection to device needs additional logic to latch the address. In this case, pin ALE is connected to the latch device such as 74HC373. Pin AD is the input of the latch device, and the output of the latch device is connected to the address of external device. For 16-bit device, the AD [15:0] shared by address and 16-bit data. For 8-bit device, only AD [7:0] shared by address and 8-bit data, AD [15:8] is dedicated for address and could be connected to 8-bit device directly.

For 8-bit data width, NuMicro M051[™] system address bit [15:0] is used as the device's address [15:0]. For 16-bit data width, NuMicro M051[™] system address bit [16:1] is used as the device's address [15:0] and NuMicro M051[™] system address bit [0] is useless.

EBI bit width	System address (AHBADR)	EBI address (AD)	
8 bit	AHBADR[15:0]	AD[15:0]	
16 bit	AHBADR[16:1]	AD[15:0]	




Figure 6-79 Connection of 16-bit EBI Data Width with 16-bit Device

- 325 -

Publication Release Date: May. 04, 2011 Revision V2.00

nuvoton




Figure 6-80 Connection of 8-bit EBI Data Width with 8-bit Device

When system access data width is larger than EBI data width, EBI controller will finish a system access command by operating EBI access more than once. For example, if system requests a 32-bit data through EBI device, EBI controller will operate accessing four times when setting EBI data width with 8-bit.

6.12.4.3 EBI Operating Control

MCLK Control

In NuMicro M051[™] series, all EBI signals will be synchronized by MCLK when EBI is operating. When NuMicro M051[™] series connects to the external device with slower operating frequency, the MCLK can divide most to HCLK/32 by setting MCLKDIV of register EBICON. Therefore, NuMicro M051[™] can suitable for a wide frequency range of EBI device. If MCLK is set to HCLK/1, EBI signals are synchronized by positive edge of MCLK, else by negative edge of MCLK.

Operation and Access Timing Control

In the start of access, chip select (nCS) asserts to low and wait one MCLK for address setup time (tASU) for address stable. Then ALE asserts to high after address is stable and keeps for a period of time (tALE) for address latch. After latch address, ALE asserts to low and wait one MCLK for latch hold time (tLHD) and another one MCLK cycle (tA2D) that is inserted behind address hold time to be the bus turn-around time for address change to data. Then nRD asserts to low when read access or nWR asserts to low when write access. Then nRD or nWR asserts to high after keeps access time (tACC) for reading output stable or writing finish. After that, EBI signals keep

- 326 -

Publication Release Date: May. 04, 2011 Revision V2.00

nuvoTon

for data access hold time (tAHD) and chip select asserts to high, address is released by current access control.

NuMicro M051[™] series provide a flexible EBI timing control for different external device. In NuMicro M051[™] EBI timing control, tASU, tLHD and tA2D are fixed to 1 MCLK cycle, tAHD can modulate to 1~8 MCLK cycles by setting ExttAHD of register EXTIME, tACC can modulate to 1~32 MCLK cycles by setting ExttACC of register EXTIME, and tALE can modulate to 1~8 MCLK cycles by setting tALE of register EBICON.

Parameter	Value	Unit	Description	
tASU	1	MCLK	Address Latch Setup Time.	
tALE	1 ~ 8	MCLK	ALE High Period. Controlled by ExttALE of EBICON.	
tLHD	1	MCLK	Address Latch Hold Time.	
tA2D	1	MCLK	Address To Data Delay (Bus Turn-Around Time).	
tACC	1 ~ 32	MCLK	Data Access Time. Controlled by ExttACC of EXTIME.	
tAHD	1 ~ 8	MCLK	Data Access Hold Time. Controlled by ExttAHD of EXTIME.	
IDLE	0 ~ 15	MCLK	Idle Cycle. Controlled by ExtIR2R and ExtIW2X of EXTIME.	

- 327 -

nuvoTon




Figure 6-81 Timing Control Waveform for 16bit Data Width

Above timing waveform is an example of setting 16bit data width. In this example, AD bus is used for being address[15:0] and data[15:0]. When ALE assert to high, AD is address output. After address is latched, ALE asserts to low and the AD bus change to high impedance to wait device output data in read access operation, or it is used for being write data output.

nuvoton




Figure 6-82 Timing Control Waveform for 8bit Data Width

Above timing waveform is an example of setting 8bit data width. The difference between 8bit and 16bit data width is AD[15:8]. In 8bit data width setting, AD[15:8] always be Address[15:8] output so that external latch need only 8 bit width.



Insert Idle Cycle

When EBI accessing continuously, there may occur bus conflict if the device access time is much slow with system operating. NuMicro $M051^{\text{TM}}$ supply additional idle cycle to solve this problem. During idle cycle, all control signals of EBI are inactive. The Figure 6-83 shows the idle cycle waveform.




Figure 6-83 Timing Control Waveform for Insert Idle Cycle

There are two conditions that EBI can insert idle cycle by timing control:

- 1. After write access
- 2. After read access and before next read access

By setting ExtIW2X and ExtIR2R of register EXTIME, the time of idle cycle can be specified from 0~15 MCLK.



6.12.5 EBI Controller Registers Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
EBI_CTL_BA = 0x5001_0000				
EBICON EBI_CTL_BA+0x00 R/W External Bus Inter		External Bus Interface General Control Register	0x0000_0000	
EXTIME EBI_CTL_BA+0x04 R		R/W	External Bus Interface Timing Control Register	0x0000_0000

6.12.6 EBI Controller Registers Description

External Bus Interface CONTROL REGISTER (EBICON)

Register	Offset	R/W	Description	Reset Value
EBICON	EBI_CTL_BA+0x00	R/W	External Bus Interface General Control Register	0x0000_0000

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
		Reversed	ExttALE				
15	14	13	12	11	10	9	8
		Reversed				MCLKDIV	
7	6	5	4	3	2	1	0
		ExtBW16	ExtEN				

Bits	Descriptions	Descriptions				
[31:19]	Reserved	eserved Reserved				
		Expand Time of ALE				
		The ALE width (tALE) to latch the address can be controlled by ExttALE.				
		tALE = (ExttALE+1)*MCLK				
[15:11]	Reserved	Reserved				
[10:8]	MCLKDIV	External Output Clock Divider				



		The frequency	of EBI output clock is control
		MCLKDIV	Output clock (MCLK)
		000	HCLK/1
		001	HCLK/2
		010	HCLK/4
		011	HCLK/8
		100	HCLK/16
		101	HCLK/32
		11X	default
		Notice: Default	value of output clock is HCLI
[7:2]	Reserved	Reserved	
		EBI data width	16 bit
[4]	ExtBW16	This bit defines	if the data bus is 8-bit or 16-
[1]	EXIDANIO	0 = EBI data wi	dth is 8 bit
		1 = EBI data wi	dth is 16 bit
		EBI Enable	
[0]	ExtEN	This bit is the fu	inctional enable bit for EBI.
[0]	EXTEN	0 = EBI function	n is disabled
		1 = EBI function	n is enabled

External Bus Interface Timing CONTROL REGISTER (EXTIME)

Reg	gister	Offset	R/W	Description	Reset Value
EX	TIME	EBI_CTL_BA+0x04	R/W	External Bus Interface Timing Control Register	0x0000_0000

31	30	29	28	27	26	25	24	
	Reserved				ExtIR2R			
23	22	21	20	19	18	17	16	
	Reversed							
15	14	13	12	11	10	9	8	
	ExtIW2X					ExttAHD		
7	6	5	4	3	2	1	0	

- 332 -

Publication Release Date: May. 04, 2011 Revision V2.00



ExttACC	Reversed

Bits	Descriptions	
[31:28]	Reserved	Reserved
[27:24] ExtIR2R When nCS re		Idle State Cycle Between Read-Read When read action is finish and next action is going to read, idle state is inserted and nCS return to high if ExtIR2R is not zero. Idle state cycle = (ExtIR2R*MCLK)
[23:16]	Reserved	Reserved
[15:12]	ExtIW2X	Idle State Cycle After Write When write action is finish, idle state is inserted and nCS return to high if ExtIW2X is not zero. Idle state cycle = (ExtIW2X*MCLK)
[11]	Reserved	Reserved
[10:8] ExttAHD ExttAHD define data access hold time (tAHD). tAHD = (ExttAHD +1) * MCLK		ExttAHD define data access hold time (tAHD).
[7:3] ExttACC ExttACC define data access time (tACC). tACC = (ExttACC +1) * MCLK		ExttACC define data access time (tACC).
[2:0]	Reserved	Reserved



6.13 Flash Memory Controller (FMC)

6.13.1 Overview

NuMicro M051[™] series equips with 64K/32K/16K/8K bytes on chip embedded Flash for application program memory (APROM) that can be updated through ISP/IAP procedure. In System Programming (ISP) function enables user to update program memory when chip is soldered on PCB. After chip power on Cortex-M0 CPU fetches code from APROM or LDROM decided by boot select (CBS) in Config0. By the way, NuMicro M051[™] series also provide additional 4K bytes DATA Flash for user to store some application depended data before chip power off in 64/32/16/8K bytes APROM model.

6.13.2 Features

- Run up to 50 MHz with zero wait state for continuous address read access
- 64/32/16/8KB application program memory (APROM)
- 4KB in system programming (ISP) loader program memory (LDROM)
- Fixed 4KB data flash with 512 bytes page erase unit
- In System Program (ISP)/In Application Program (IAP) to update on chip Flash
- In Circuit Program (ICP) via serial wire debug interface (SWD)

- 334 -



6.13.3 FMC Block Diagram

The flash memory controller consist of AHB slave interface, ISP control logic, writer interface and flash macro interface timing control logic. The block diagram of flash memory controller is shown in the Figure 6-84.




Figure 6-84 Flash Memory Control Block Diagram



6.13.4 FMC Organization

The NuMicro M051[™] series flash memory consists of Program memory (64/32/16/8KB), data flash, ISP loader program memory, user configuration. User configuration block provides several bytes to control system logic, like flash security lock, boot select, brown out voltage level..., and so on. It works like a fuse for power on setting. It is loaded from flash memory to its corresponding control registers during chip power on. User can set these bits according to application request by writer before chip is mounted on PCB. The data flash start address and its size can defined by user depends on application. But for 64/32/16/8KB flash memory devices, its size is 4KB and start address is fixed at 0x0001_F000.

Block Name	Size	Start Address	End Address
			0x0000_1FFF (8KB)
AP-ROM	8/16/32/64KB	0x0000_0000	0x0000_3FFF (16KB)
AF-ROW			0x0000_7FFF (32KB)
			0x0000_FFFF (64KB)
Data Flash	4KB	0x0001_F000	0x0001_FFFF
LD-ROM	4KB	0x0010_0000	0x0010_0FFF
User Configuration	1 Words	0x0030_0000	0x0030_0000

Table 6-11 Memory Address Map

nuvoton

The Flash memory organization is shown as below:




Figure 6-85 Flash Memory Organization



6.13.5 Boot Selection

NuMicro M051™ series provides in system programming (ISP) feature to enable user to update program memory when chip is mounted on PCB. A dedicated 4KB program memory is used to store ISP firmware. Users can select to start program fetch from APROM or LDROM by (CBS) in Config0.




Figure 6-86 Boot Select (BS) for power-on action



6.13.6 Data Flash

NuMicro M051[™] series provides data flash for user to store data. It is read/write thru ISP procedure. The erase unit is 512 bytes. When a word will be changed, all 128 words need to be copied to another page or SRAM in advance. For 8/16/32/64KB flash memory device, data flash size is 4KB and start address is fixed at 0x0001 F000.




Figure 6-87 Flash Memory Structure

Publication Release Date: May. 04, 2011 Revision V2.00

nuvoton

6.13.7 In System Program (ISP)

Note: Before use this ISP function, please turn-on the ISP clock in ISP EN(AHBCLK[2]).

Figure 6-88 shows the ISP Clock Source Block Diagram




Figure 6-88 ISP Clock Source Control

The program memory and data flash supports both in hardware programming and in system programming (ISP). Hardware programming mode uses gang-writers to reduce programming costs and time to market while the products enter into the mass production state. However, if the product is just under development or the end product needs firmware updating in the hand of an end user, the hardware programming mode will make repeated programming difficult and inconvenient. ISP method makes it easy and possible. NuMicro M051™ series supports ISP mode allowing a device to be reprogrammed under software control. Furthermore, the capability to update the application firmware makes wide range of applications possible.

ISP is performed without removing the microcontroller from the system. Various interfaces enable LDROM firmware to get new program code easily. The most common method to perform ISP is via UART along with the firmware in LDROM. General speaking, PC transfers the new APROM code through serial port. Then LDROM firmware receives it and re-programs into APROM through ISP commands. Nuvoton provides ISP firmware and PC application program for NuMicro M051™ series. It makes users quite easy perform ISP through Nuvoton ISP tool.

ISP Procedure

NuMicro M051[™] series supports boot from APROM or LDROM initially defined by user configuration bit (CBS). If user wants to update application program in APROM, he can write BS=1 and starts software reset to make chip boot from LDROM. The first step to start ISP function is write ISPEN bit to 1. S/W is required to write REGWRPROT register in Global Control Register (GCR, 0x5000_0100) with 0x59, 0x16 and 0x88 before writing ISPCON register. This procedure is used to protect flash memory from destroying owning to unintended write during power on/off duration.

Several error conditions are checked after s/w writes ISPGO bit. If error condition occurs, ISP

nuvoton

operation is not been started and ISP fail flag will be set instead of. ISPFF flag is cleared by s/w, it will not be over written in next ISP operation. The next ISP procedure can be started even ISPFF bit keeps at 1. It is recommended that software to check ISPFF bit and clear it after each ISP operation if it is set to 1.

When ISPGO bit is set, CPU will wait for ISP operation finish, during this period; peripheral still keeps working as usual. If any interrupt request occur, CPU will not service it till ISP operation finish.




Figure 6-89 ISPGo Timing Diagram

Note that NuMicro™ NUC100 Series allows user to update CONFIG value by ISP.

nuvoTon




Figure 6-90 ISP Software Programming Flow



ISP Mode	ISPCMD				ISP	ADR	ISPDAT
ISP Mode	FOEN	FCEN	FCTRL[3:0]	A21	A20	A[19:0]	D[31:0]
FLASH Page Erase	1	0	0010	0	A20 ^{#1}	Address in A[19:0]	х
FLASH Program	1	0	0001	0	A20 ^{#1}	Address in A[19:0]	Data in D[31:0]
FLASH Read	0	0	0000	0	A20 ^{#1}	Address in A[19:0]	Data out D[31:0]
CONFIG Page Erase	1	0	0010	1	1	Address in A[19:0]	x
CONFIG Program	1	0	0001	1	1	Address in A[19:0]	Data in D[31:0]
CONFIG Read	0	0	0000	1	1	Address in A[19:0]	Data out D[31:0]

Table 6-12 ISP Mode

Note1: A20=0 for APROM and DATA, A20=1, for LDROM



6.13.8 FMC Controller Registers Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value						
Base Addres	Base Address (FMC_BA): 0x5000_C000									
ISPCON	FMC_BA+0x000	R/W	ISP Control Register	0x0000_0000						
ISPADR	FMC_BA+0x004	R/W	ISP Address Register	0x0000_0000						
ISPDAT	FMC_BA+0x008	R/W	ISP Data Register	0x0000_0000						
ISPCMD	FMC_BA+0x00C	R/W	ISP Command Register	0x0000_0000						
ISPTRG	FMC_BA+0x010	R/W	ISP Trigger Register	0x0000_0000						
DFBADR	FMC_BA+0x014	R	Data Flash Start Address	0x0001_F000						
FATCON	FMC_BA+0x018	R/W	Flash Access Window Control Register	0x0000_0000						

- 344 -



6.13.9 FMC Controller Registers Description

ISP Control Register (ISPCON)

Register	Offset	R/W	Description	Reset Value
ISPCON	FMC_BA+0x000	R/W	ISP Control Register	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
Reserved	ET2	ET1	ET0	Reserved	PT2	PT1	PT0			
7	6	5	4	3	2	1	0			
SWRST	ISPFF	LDUEN	CFGUEN	Reserved		BS	ISPEN			

Bits	Descriptions									
[31:15]	Reserved	Reserved	Reserved							
		Flash Era	se Time							
		ET[2]	ET[1]	ET[0]	Erase Time (ms)					
		0	0	0	20 (default)					
		0	0	1	25					
[14:12]	ET[2:0]	0	1	0	30					
[14.12]	E1[2.0]	0	1	1	35					
		1	0	0	3					
		1	0	1	5					
		1	1	0	10					
		1	1	1	15					
[11]	Reserved	Reserved								
[8:10]	PT[2:0]	Flash Pro	Flash Program Time							

- 345 -

Publication Release Date: May. 04, 2011 Revision V2.00



	1									
		PT[2]	PT[1]	PT[0]	Program Time (us)					
		0	0	0	40					
		0	0	1	45					
		0	1	0	50					
		0	1	1	55					
		1	0	0	20					
		1	0	1	25					
		1	1	0	30					
		1	1	1	35					
		Software I	Reset	<u> </u>						
[7]	SWRST	Writing 1 to	this bit to s	tart softwar	e reset.					
		It is cleared	d by hardwa	re after rese	et is finished.					
		ISP Fail FI	ag							
		This bit is	This bit is set by hardware when a triggered ISP meets any of the following conditions:							
[6]	ISPFF	(1) APROM	(1) APROM writes to itself.							
			(2) LDROM writes to itself.							
			(3) Destination address is illegal, such as over an available range.							
		Note: Write	e 1 to clear t	his bit to ze	ro.					
		LDROM U	pdate Enab	le						
[5]	LDUEN	LDROM up	LDROM update enable bit.							
'			1 = LDROM can be updated when the MCU runs in APROM.							
		0 = LDRO	0 = LDROM cannot be updated							
		Config Up	date Enable	e						
[4]	CFGUEN		Writing this bit to 1 enables s/w to update Config value by ISP procedure regardless of program code is running in APROM or LDROM.							
		1 = Config	1 = Config update enable							
		0 = Config	0 = Config update disable							
[2]	Reserved	Reserved								
		Boot Sele	Boot Select							
[1]	BS	respectivel check whe	This bit is protected bit. Set/clear this bit to select next booting from LDROM/APROM, respectively. This bit also functions as MCU booting status flag, which can be used to check where MCU booted from. This bit is initiated with the inversed value of CBS in Config0 after power-on reset; It keeps the same value at other reset.							
		1 = boot fro	om LDROM							

- 346 -



		0 = boot from APROM
		ISP Enable
[0]	ISPEN	This bit is protected bit. ISP function enable bit. Set this bit to enable ISP function.
[O]	ISPEN	1 = Enable ISP function
		0 = Disable ISP function

- 347 -

nuvoTon

ISP Address (ISPADR)

Register	Offset	R/W	Description	Reset Value
ISPADR	FMC_BA+0x004	R/W	ISP Address Register	0x0000_0000

31	30	29	28	27	26	25	24			
	ISPADR[31:24]									
23	22	21	20	19	18	17	16			
	ISPADR[23:16]									
15	14	13	12	11	10	9	8			
	ISPADR[15:8]									
7	6	5	4	3	2	1	0			
	ISPADR[7:0]									

Bits	Descriptions	
[31:0]	ISPADR	ISP Address NuMicro M051 [™] series equips with a maximum 16kx32 embedded flash, it supports word program only. ISPADR[1:0] must be kept 00b for ISP operation.

- 348 -

nuvoTon

ISP Data Register (ISPDAT)

Register	Offset	R/W	Description	Reset Value
ISPDAT	FMC_BA+0x008	R/W	ISP Data Register	0x0000_0000

31	30	29	28	27	26	25	24			
	ISPDAT[31:24]									
23	22	21	20	19	18	17	16			
	ISPDAT [23:16]									
15	14	13	12	11	10	9	8			
			ISPDA	Γ [15:8]						
7	6	5	4	3	2	1	0			
	ISPDAT [7:0]									

Bits	Descriptions					
		ISP Data				
[31:0]	ISPDAT	Write data to this register before ISP program operation				
		Read data from this register after ISP read operation				

- 349 -

nuvoTon

ISP Command (ISPCMD)

Register	Offset	R/W	Description	Reset Value
ISPCMD	FMC_BA+ 0x00C	R/W	ISP Command Register	0x0000_0000

31	30	29	28	27	26	25	24					
	Reserved											
23	22	21	20	19	18	17	16					
	Reserved											
15	14	13	12	11	10	9	8					
			Rese	erved								
7	6	5	4	3	2	1	0					
Rese	erved	FOEN	FCEN	FCTRL3	FCTRL2	FCTRL1	FCTRL0					

Bits	Descriptions									
[31:6]	Reserved	Reserved								
		ISP Command ISP command table	is shown belo	ow:						
[5:0]	FOEN, FCEN, FCTRL	Operation Mode	FOEN	FCEN		FCTR	L[3:0]			
		Read	0	0	0	0	0	0		
		Program	1	0	0	0	0	1		
		Page Erase	1	0	0	0	1	0		

nuvoTon

ISP Trigger Control Register (ISPTRG)

Register	Offset	R/W	Description	Reset Value
ISPTRG	FMC_BA+ 0x010	R/W	ISP Trigger Control Register	0x0000_0000

31	30	29	28	27	26	25	24				
	Reserved										
23	22	21	20	19	18	17	16				
	Reserved										
15	14	13	12	11	10	9	8				
			Rese	erved							
7	6	5	4	3	2	1	0				
			Reserved				ISPGO				

Bits	Descriptions						
[31:1]	Reserved	Reserved					
[0]	ISPGO	ISP start trigger Write 1 to start ISP operation and this bit will be cleared to 0 by hardware automatically when ISP operation is finish. 1 = ISP is on going 0 = ISP done					

- 351 -

nuvoTon

Data Flash Base Address Register (DFBADR)

Register	Address	R/W	Description	Reset Value
DFBADR	FMC_BA+0x014	R	Data flash Base Address	0x0001_F000

31	30	29	28	27	26	25	24				
DFBADR[31:23]											
23	22	21	20	19	18	17	16				
	DFBADR[23:16]										
15	14	13	12	11	10	9	8				
			DFBAD	R[15:8]							
7	6	5	4	3	2	1	0				
	DFBADR[7:0]										

Bits	Descriptions	
		Data Flash Base Address
[31:0]	DFBADR	This register indicates data flash start address. It is a read only register.
		For 8/16/32/64KB flash memory device, the data flash size is 4KB and it start address is fixed at 0x0001_F000 by hardware internally.

- 352 -

nuvoTon

Flash Access Time Control Register (FATCON)

Register	Offset	R/W	Description	Reset Value
FATCON	FMC_BA + 0x018	R/W	Flash Access Time Control Register	0x0000_0000

31	30	29	28	27	26	25	24				
	Reserved										
23	22	21	20	19	18	17	16				
			Rese	erved							
15	14	13	12	11	10	9	8				
			Rese	erved							
7	6	5	4	3	2	1	0				
	Reserved		LFOM	FATS[2:0]			FPSEN				

Bits	Descriptions								
[31:5]	Reserved	Reserved							
		Low Frequency Optimization Mode (write-protection bit) When chip operation frequency is lower than 25 MHz, chip can work more efficiently by							
[4]	LFOM	setting this bit to 1 1 = Enable flash low frequency optimization mode 0 = Disable flash low frequency optimization mode							
[3:1]	FATS	Flash Access Time Window Select These bits are used to decide flash sense amplifier active duration. FATS Access Time window (ns) 000 40 (default) 001 50 010 60 011 70 100 80 101 90 110 100							

- 353 -



		111	Reserved				
	FPSEN	Flash Power Save Enable					
101		If CPU clock is slower than 24 MHz, then s/w can enable flash power saving function					
[0]		1 = Enable flash power saving					
		0 = Disable flash power saving					



7 USER CONFIGURATION

CONFIG (Address = 0x0030_0000)

31	30	29	28	27	26	25	24	
Reserved			CKF	Reserved	CFOSC			
23	22	21	20	19	18	17	16	
CBODEN	CBODEN CBOV1 CBOV0		CBORST	Reserved				
15	14	13	12	11	10	9	8	
	Reserved							
7	6	5	4	3	2	1	0	
CBS		LOCK	Reserved					

Bits	Descriptions									
[31:29]	Reserved	Reserved for further used								
		XT1 Clock Filter Enable								
[28]	CKF	0 = Disable XT1 clock filter								
		1 = Enable XT1 cl	ock filter							
[27]	Reserved		Reserved for further used							
		CPU Clock Source	ce Selection After	Reset						
		FOSC[2:0]	Clock Source							
		000	External 4~24 M							
[26:24]	CFOSC	111	Internal 22.1184 MHz high speed oscillator clock							
		Others	Others Reserved							
		The value of CFOSC will be load to CLKSEL0.HCLK_S[2:0] in system register after any reset occurs.								
		Brown Out Detec	ctor Enable							
[23]	CBODEN	0= Enable brown	0= Enable brown out detect after power on							
		1= Disable brown	out detect after po	wer on						
	CBOV1-0	Brown Out Voltage Selection								
[22.24]		CBOV1	CBOV0	Brown out voltage						
[22:21]		1	1	4.5V						
		1	0	3.8V						


- 355 -



		0	1	2.7V					
		0	0	2.2V					
		Brown Out Rese	t Enable						
[20]	[20] CBORST 0 = Enable brown out reset after power on								
		1 = Disable brown	out reset after po	wer on					
[19:8]	Reserved	Reserved for furth	er used						
		Config Boot Sele	ection						
[7]									
		1 = Chip boot from APROM							
[6:2]	Reserved	Reserved for furth	Reserved for further used						
		Security Lock							
		0 = Flash data is I	ocked						
[1]	LOCK	1 = Flash data is not locked.							
			bug interface. Oth	ice ID, Config0 and Config1 ca ers data is locked as 0xFFFFF slue.					
[0]	Reserved	Reserved							

nuvoTon

8 TYPICAL APPLICATION CIRCUIT





9 ELECTRICAL CHARACTERISTICS

9.1 Absolute Maximum Ratings

SYMBOL	PARAMETER	MIN	MAX	UNIT
DC Power Supply	VDD-VSS	-0.3	+7.0	V
Input Voltage	VIN	VSS-0.3	VDD+0.3	V
Oscillator Frequency	1/t _{CLCL}	0	40	MHz
Operating Temperature	TA	-40	+85	°C
Storage Temperature	TST	-55	+150	°C
Maximum Current into V _{DD}		-	120	mA
Maximum Current out of V _{SS}			120	mA
Maximum Current sunk by a I/O pin			35	mA
Maximum Current sourced by a I/O pin			35	mA
Maximum Current sunk by total I/O pins			100	mA
Maximum Current sourced by total I/O pins			100	mA

Note: Exposure to conditions beyond those listed under absolute maximum ratings may adversely affects the lift and reliability of the device.



9.2 DC Electrical Characteristics

(VDD-VSS= $2.5\sim5.5$ V, TA = 25°C, F_{OSC} = 50 MHz unless otherwise specified.)

PARAMETER	SYM.	SPECIFICATION				TEST CONDITIONS
TANAMETER		MIN.	TYP.	MAX.	UNIT	1201 GONDINONG
Operation voltage	V_{DD}	2.5		5.5	٧	V_{DD} =2.5V ~ 5.5V up to 50 MHz
Power Ground	V _{SS} AV _{SS}	-0.3			V	
LDO Output Voltage	V_{LDO}	-10%	2.45	+10%	V	V _{DD} > 2.7V
Band Gap Analog Input	V_{BG}	-5%	1.26	+5%	٧	V _{DD} =2.5V ~ 5.5V
Analog Operating Voltage	AV_DD	0		V_{DD}	V	
	I _{DD1}		32		mA	V _{DD} = 5.5V@50 MHz, enable all IP and PLL, XTAL=12 MHz
Operating Current Normal Run Mode	I _{DD2}		24		mA	V _{DD} =5.5V@50 MHz, disable all IP and enable PLL, XTAL=12 MHz
@ 50 MHz	I _{DD3}		31		mA	V _{DD} = 3V@50 MHz, enable all IP and PLL, XTAL=12 MHz
	I _{DD4}		23		mA	V _{DD} = 3V@50 MHz, disable all IP and enable PLL, XTAL=12 MHz
	I _{DD5}		17		mA	V _{DD} = 5.5V@ 12MHz, enable all IP and disable PLL, XTAL=12 MHz
Operating Current Normal Run Mode	I _{DD6}		14		mA	V _{DD} = 5.5V@12 MHz, disable all IP and disable PLL, XTAL=12 MHz
@ 12 MHz	I _{DD7}		16		mA	V _{DD} = 3V@12 MHz, enable all IP and disable PLL, XTAL=12 MHz
	I _{DD8}		13		mA	V _{DD} = 3V@12 MHz, disable all IP and disable PLL, XTAL=12 MHz
	I _{DD9}		12		mA	V _{DD} = 5.5V@4 MHz, enable all IP and disable PLL, XTAL=4MHz
Operating Current Normal Run Mode	I _{DD10}		10		mA	V_{DD} = 5.5V@4 MHz, disable all IP and disable PLL, XTAL=4MHz
@ 4 MHz	I _{DD11}		10		mA	V_{DD} = 3V@4 MHz, enable all IP and disable PLL, XTAL=4MHz
	I _{DD12}		9		mA	V_{DD} = 3V@4 MHz, disable all IP and disable PLL, XTAL=4 MHz
Operating Current	I _{IDLE1}		19		mA	V _{DD} = 5.5V@50 MHz, enable all IP and PLL, XTAL=12 MHz



Idle Mode @ 50 MHz	I _{IDLE2}		11		mA	V _{DD} =5.5V@50 MHz, disable all IP and enable PLL, XTAL=12 MHz
	I _{IDLE3}		18		mA	V_{DD} = 3V@50 MHz, enable all IP and PLL, XTAL=12 MHz
	I _{IDLE4}		10		mA	V_{DD} = 3V@50 MHz, disable all IP and enable PLL, XTAL=12 MHz
	I _{IDLE5}		10		mA	V _{DD} = 5.5V@12 MHz, enable all IP and disable PLL, XTAL=12 MHz
Operating Current Idle Mode	I _{IDLE6}		7		mA	V _{DD} = 5.5V@12 MHz, disable all IP and disable PLL, XTAL=12 MHz
@ 12 MHz	I _{IDLE7}		9		mA	V _{DD} = 3V@12 MHz, enable all IP and disable PLL, XTAL=12 MHz
	I _{IDLE8}		6		mA	V _{DD} = 3V@12 MHz, disable all IP and disable PLL, XTAL=12 MHz
	I _{IDLE9}		5		mA	V _{DD} = 5.5V@4 MHz, enable all IP and disable PLL, XTAL=4 MHz
Operating Current	I _{IDLE10}		4		mA	V _{DD} = 5.5V@4 MHz, disable all IP and disable PLL, XTAL=4 MHz
@ 4 MHz	I _{IDLE11}		4		mA	V _{DD} = 3V@4 MHz, enable all IP and disable PLL, XTAL=4 MHz
	I _{IDLE12}		3		mA	V _{DD} = 3V@4 MHz, disable all IP and disable PLL, XTAL=4 MHz
Standby Current	I _{PWD1}		15		μΑ	V _{DD} = 5.5V, No load @ Disable BOV function
Power down Mode	I _{PWD2}		11		μА	V _{DD} = 3.0V, No load @ Disable BOV function
Input Current P0/1/2/3/4 (Quasi-bidirectional mode)	I _{IN1}		-50	-60	μА	V _{DD} = 5.5V, V _{IN} = 0.4V
Input Leakage Current P0/1/2/3/4	I_{LK}	-2	-	+2	μΑ	$V_{DD} = 5.5V, 0 < V_{IN} < V_{DD}$
Logic 1 to 0 Transition Current P0/1/2/3/4 (Quasi-bidiretional mode)	I _{TL} ^[3]	-650	-	-200	μΑ	V _{DD} = 5.5V, V _{IN} <2.0V
Input Low Voltage	V _{IL1}	-0.3	-	0.8	V	V _{DD} = 4.5V
P0/1/2/3/4 (TTL input)	¥ ILI	-0.3	-	0.6	·	V _{DD} = 2.5V
Input High Voltage	V_{IH1}	2.0	-	V _{DD} +0.2	٧	V _{DD} = 5.5V
P0/1/2/3/4 (TTL input)	- 1111	1.5	-	V _{DD} +0.2		V _{DD} =3.0V
Input Low Voltage XT1 ^[*2]	V_{IL3}	0	-	0.8	V	V _{DD} = 4.5V
_	- ILS	0	-	0.4		$V_{DD} = 3.0V$
Input High Voltage	V_{IH3}	3.5	-	V _{DD} +0.2	V	V _{DD} = 5.5V
XT1 ^[*2]	- 1113	2.4	-	V _{DD} +0.2		V _{DD} = 3.0V



 		1				
Negative going threshold	V_{ILS}	-0.5	_	0.3V _{DD}	V	
(Schmitt input), /RST	V ILS	0.0		0.0100	•	
Positive going threshold	\/	0.71/		V _{DD} +0.	V	
(Schmitt input), /RST	V_{IHS}	0.7V _{DD}	-	5	V	
Internal /RST pin pull up resistor	R _{RST}	40		150	ΚΩ	
Negative going threshold						
(Schmitt input), P0/1/2/3/4	V_{ILS}	-0.5	-	0.2V _{DD}	٧	
Positive going threshold				V/		
(Schmitt input), P0/1/2/3/4	V_{IHS}	0.4V _{DD}	-	V _{DD} +0.5	V	
Source Current	I _{SR11}	-300	-370	-450	μΑ	$V_{DD} = 4.5V, V_{S} = 2.4V$
P0/1/2/3/4 (Quasi- bidirectional Mode)	I _{SR12}	-50	-70	-90	μА	V _{DD} = 2.7V, V _S = 2.2V
,	I _{SR12}	-40	-60	-80	μА	$V_{DD} = 2.5V, V_{S} = 2.0V$
	I _{SR21}	-20	-24	-28	mA	V _{DD} = 4.5V, V _S = 2.4V
Source Current P0/1/2/3/4 (Push-pull	I _{SR22}	-4	-6	-8	mA	V _{DD} = 2.7V, V _S = 2.2V
Mode)	I _{SR22}	-3	-5	-7	mA	V _{DD} = 2.5V, V _S = 2.0V
Sink Current P0/1/2/3/4	I _{SK1}	10	16	20	mA	V _{DD} = 4.5V, V _S = 0.45V
(Quasi-bidirectional and	I _{SK1}	7	10	13	mA	V _{DD} = 2.7V, V _S = 0.45V
Push-pull Mode)	I _{SK1}	6	9	12	mA	V _{DD} = 2.5V, V _S = 0.45V
Brownout voltage with BOV_VL [1:0] =00b	$V_{BO2.2}$	2.1	2.2	2.3	٧	
Brownout voltage with BOV_VL [1:0] =01b	$V_{BO2.7}$	2.6	2.7	2.8	٧	
Brownout voltage with BOV_VL [1:0] =10b	$V_{BO3.8}$	3.7	3.8	3.9	٧	
Brownout voltage with BOV_VL [1:0] =11b	$V_{\text{BO4.5}}$	4.4	4.5	4.6	٧	
Hysteresis range of BOD voltage	V_{BH}	30	-	150	mV	V _{DD} = 2.5V~5.5V


Notes:

- 1. /RST pin is a Schmitt trigger input.
- 2. XTAL1 is a CMOS input.
- 3. Pins of P0, P1, P2, P3 and P4 can source a transition current when they are being externally driven from 1 to 0. In the condition of V_{DD} =5.5V, 5he transition current reaches its maximum value when Vin approximates to 2V.



9.3 AC Electrical Characteristics

9.3.1 External 4~24 MHz High Speed Crystal



Note: Duty cycle is 50%.

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNITS	CONDITION
Clock High Time	t _{chcx}	20	-	125	nS	
Clock Low Time	t _{CLCX}	20	-	125	nS	
Clock Rise Time	t _{CLCH}	-	-	10	nS	
Clock Fall Time	t _{CHCL}	-	-	10	nS	

9.3.2 External 4~24 MHz High Speed Oscillator

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Input clock frequency	External crystal	4	12	24	MHz
Temperature	-	-40	-	85	$^{\circ}\mathbb{C}$
V_{DD}	-	2.5	5	5.5	V
Operating current	12 MHz@ V _{DD} = 5V	-	5	-	mA

- 362 -



9.3.3 Typical Crystal Application Circuits

CRYSTAL	C1	C2
4 MHz ~ 24 MHz		onal stal specification)




Figure 9-1 Typical Crystal Application Circuit



9.3.4 Internal 22.1184 MHz High Speed Oscillator

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Supply voltage ^[1]	-	2.5	-	5.5	V
Center Frequency	-	-	22.1184		MHz
Calibrated Internal Oscillator Frequency	+25 C; V _{DD} =5V	-1	-	+1	%
	-40 C~+85 C; V _{DD} =2.5V~5.5V	-3	-	+3	%
Accuracy of Un-calibrated Internal Oscillator Frequency	-40 C~+85 C; V _{DD} =2.5V~5.5V	-25	-	+25	%
Operating current	V _{DD} =5V	-	500	-	uA

9.3.5 Internal 10 kHz Low Speed Oscillator

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Supply voltage ^[1]	-	2.5	-	5.5	V
Center Frequency	-	-	10	-	kHz
Calibrata d Internal Casillator	+25 C; V _{DD} =5V	-30	-	+30	%
Calibrated Internal Oscillator Frequency	-40 C~+85 C; V _{DD} =2.5V~5.5V	-50	-	+50	%
Operating current	V _{DD} =5V	-	5	-	uA

Notes:

1. Internal operation voltage comes form LDO.



9.4 Analog Characteristics

9.4.1 Specification of 600 kHz sps 12-bit SARADC

PARAMETER	SYM.	MIN.	TYP.	MAX.	UNIT
Resolution	-	-	-	12	Bit
Differential nonlinearity error	DNL	-	±1.2	-	LSB
Integral nonlinearity error	INL	-	±1.5	-	LSB
Offset error	EO	-	+4	10	LSB
Gain error (Transfer gain)	EG	-	+7	1.005	-
Monotonic		-	Guara	anteed	-
ADC clock frequency	FADC	-	-	20	MHz
Calibration time	TCAL	-	127	-	Clock
Sample time	TS	-	7	-	Clock
Conversion time	TADC	-	13	-	Clock
Sample rate	FS	-	-	600	k sps
Supply voltage	V_{LDO}	-	2.5	-	V
Supply Vollage	VADD	3	-	5.5	V
Supply current (Avg.)	IDD	-	0.5	-	mA
oupply current (Avg.)	IDDA	-	1.5	-	mA
Input voltage range	VIN	0	-	AVDD	V
Capacitance	CIN	-	5	-	pF



9.4.2 Specification of LDO and Power management

PARAMETER	MIN	TYP	MAX	UNIT	NOTE
Input Voltage	2.7	5	5.5	V	V _{DD} input voltage
Output Voltage	-10%	2.5	+10%	٧	V _{DD} > 2.7V
Temperature	-40	25	85	$^{\circ}\!\mathbb{C}$	
Quiescent Current (PD=0)	-	100	-	uA	
Quiescent Current (PD=1)	-	5	-	uA	
Iload (PD=0)	-	-	100	mA	
lload (PD=1)	-	-	100	uA	
Cbp	-	10	-	uF	Resr=1ohm

Note:

- 1. It is recommended that a 10uF (or higher) capacitor and a 100nF bypass capacitor are connected between VDD and the closest VSS pin of the device.
- 2. For ensuring power stability, a 4.7uF or higher capacitor must be connected between LDO pin and the closest VSS pin of the device.



9.4.3 Specification of Low Voltage Reset

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Operation voltage	-	1.7	-	5.5	V
Quiescent current	VDD5V=5.5V	-	-	5	uA
	Temperature=25°	1.7	2.0	2.3	V
Threshold voltage	Temperature=-40°	-	2.4	-	V
	Temperature=85°	-	1.6	-	V
Hysteresis	-	0	0	0	V

9.4.4 Specification of Brownout Detector

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Operation voltage	-	2.5	-	5.5	V
Quiescent current	AVDD=5.5V	-	-	125	μΑ
Temperature	-	-40	25	85	$^{\circ}$ C
	BOV_VL[1:0]=11	4.4	4.5	4.6	V
Brown-out voltage	BOV_VL [1:0]=10	3.7	3.8	3.9	V
	BOV_VL [1:0]=01	2.6	2.7	2.8	V
	BOV_VL [1:0]=00	2.1	2.2	2.3	V
Hysteresis	-	30m	-	150m	V

9.4.5 Specification of Power-On Reset (5V)

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Reset voltage	V+	-	2	-	V
Quiescent current	Vin>reset voltage	-	1	-	nA



9.5 SPI Dynamic characteristics

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT				
SPI master mode	SPI master mode (VDD = 4.5V ~ 5.5V, 30pF loading Capacitor)								
t _{DS}	Data setup time	26	-	-	ns				
t _{DH}	Data hold time	0	-	-	ns				
t _V	Data output valid time	-	-	6	ns				
SPI master mode	(VDD = 3.0V ~ 3.6V, 30pF loading Capa	icitor)	•						
t _{DS}	Data setup time	39	-	-	ns				
t _{DH}	Data hold time	0	-	-	ns				
t _V	Data output valid time	-	-	10	ns				
SPI slave mode (VDD = 4.5V ~ 5.5V, 30pF loading Capac	itor)	•						
t _{DS}	Data setup time	0	-	-	ns				
t _{DH}	Data hold time	2*PCLK+4	-	-	ns				
t _V	Data output valid time	-	-	2*PCLK+27	ns				
SPI slave mode (VDD = 3.0V ~ 3.6V, 30pF loading Capac	itor)	•						
t _{DS}	Data setup time	0	-	-	ns				
t _{DH}	Data hold time	2*PCLK+8	-	-	ns				
t _V	Data output valid time	-	-	2*PCLK+40	ns				

nuvoton




Figure 9-2 SPI Master timing





Figure 9-3 SPI Slave timing

nuvoton


10 PACKAGE DIMENSIONS

10.1 LQFP-48 (7x7x1.4mm² Footprint 2.0mm)



nuvoton

10.2 QFN-33 (5X5 mm2, Thickness 0.8mm, Pitch 0.5 mm)





11 REVISION HISTORY

VERSION	DATE	PAGE/ CHAPTER	DESCRIPTION
V1.00	Aug 23, 2010		Initial issued
V1.01	Sep. 8, 2010	Chapter 6.10	Modify FIFO size of UART from 16bytes to 15bytes.
			2. Reserve Bus Error Interrupt of UART.
V1.02	Sep. 14, 2010	Chapter 6.10	Reverse the definition of CTS trigger level (UA_MSR.8).
V1.03	Apr. 18, 2011		1. Modify typo
			2. Removed the Note 2 of Table 9.4.2
		Page 365	Revise PLLCON[16] description.
V2.00	May. 04, 2011	Chapter 6.3	 Remove reserved clock source description and diagram for Timer and Watchdog and revise timer block description from "five options" to "four options"
		Chapter 6.3.9	Revise the description of CLKSTATUS to compatible with PWRCON
		Figure 6-3	3. Add "Whole Chip Clock generator block diagram"
		Chapter 6.2.6	4. Revise PLL setting constraint 3
		Chapter 6.2.6	5. Add "write-protected bit" for BOD_LPM and POR_DIS_CODE
		Chapter 6.2.7	Revise the default value of register SYST_CSR
		Table 6-5	7. Revise "Power Down Mode Control Table"
		Chapter 6.13	8. Remove "Standby" and "Read Company ID" of ISP command
		Chapter 6.13.9	Revise the description of FPSEN and ISPADR
		Chapter 6.5.5	10. Revise the default value of I2CSTATUS
		All	11. Change SIO to I ² C
		Chapter 6.8.5	12. Add DBGACK_TM in TCSR register
		Chapter 6.9	13. Revise description of WDT time out period and interrupt period
		Chapter 6.9.4	14. Add DBGACK_WDT in WTCR register
		All	15. Remove ExtIR2W description
		Chapter 6.4.3	16. Revise the description of GPIOxx_DOUT, DMASK[n] and IF_EN[n] register
		Chapter 9.4.2	17. Revise the spec of LDO
		Chapter 9.5	18. Add SPI Dynamic Characteristics



Important Notice

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.