

M21528

Dual 3G/HD/SD-SDI Multi-rate Video Cable Driver

The M21528 is a very low power, highly integrated, dual cable driver for SMPTE compliant digital video applications. It can drive 2 pairs of 75Ω coaxial cables, or 50Ω equivalent loads, at SDI data rates from 270 Mbps to 2.97 Gbps. The device is capable of outputting SDI signals with typical litter values of 12 ps peak-to-peak, when operating at 2.97 Gbps.

The dual cable driver includes a 2x2 input crosspoint and integrated input and output termination resistors. The M21528, with input equalization for up to 36" of FR4 trace in addition to two connectors and exceptional Output Return Loss (ORL), is ideal for high speed, 3G-SDI, designs.

The device features integrated supply regulators, allowing it to be powered from 1.8V, 2.5V, or 3.3V supply voltages. When operating at 1.8V, it consumes only 40 mW per channel at 2.97 Gbps. Furthermore, the power rails for the input and output circuitry are electrically isolated on-chip and as such may be connected to different voltage rails on the board. This feature enables the M21528 to be DC coupled to any upstream device in the 1.2V to 3.3V range.

The integrated 2x2 crosspoint allows for either input to be routed to either output, eliminating the need for an external multiplexer. Additionally, one input may be routed to both outputs. The cable driver also provides cable detect and Loss of Signal (LOS) functionality. It can be configured to automatically power down at cable disconnect or loss of input signal.

The M21528 is offered in a green and RoHS compliant 24 pin QFN package.

Applications


- 3G/HD/SD Video Switchers
- · 3G/HD/SD Video Routers
- 3G/HD/SD Distribution Amplifiers
- · DVB-ASI Equipment
- SMPTE 259C/D, 292M, 424M, DVB ASI 270Mb/s

Features

- · Dual channel cable driver
- · Two pairs of non-inverting, SMPTE compliant outputs
- Typical output jitter of 12 ps peak-to-peak at 2.97 Gbps
- Exceptional Output Return Loss with no matching network
- Very low power design; 40 mW/channel @1.8V
- Selectable slew rate for SD and 3G/HD operation

- Input equalization for up to 36" of FR4 + 2 connectors
- Integrated, selectable 75Ω or 50Ω output termination
- Integrated 50Ω input termination
- Integrated 2x2 crosspoint switch with broadcast mode
- On-chip regulators for operation from 1.8V to 3.3V DC supply
- · Universal DC coupling at the input, from 1.2V to 3.3V
- Cable detect with automatic power down and power up upon cable disconnect and re-connect
- Loss of input signal detection
- Independent channel mute and power down
- Industrial operating temperature range: -40°C to 85°C
- 4 kV HBM and 500V CDM ESD rating
- 4 mm x 4 mm 24 pin QFN package
- · Green and RoHS compliant

M21528 Block Diagram





Ordering Information

Part Number	Package	Operating Temperature
M21528G-13	4 mm x 4 mm 24-pin QFN (RoHS compliant)	−40 °C to 85 °C

^{*} The letter "G" designator after the part number indicates that the device is RoHS compliant. Refer to www.mindspeed.com for additional information. The RoHS compliant devices are backwards compatible with 225 °C reflow profiles.

Revision History

Revision	Level	Date	Description
E	Released	March 2010	Corrected Figure 3-8 center pad dimensions. Revised Table 1-5; DRIN min, JAO 3G, HD max.
D	Released	December 2009	Added marking diagram. Added Eye Diagams in Section 2.0. Revised typical and Maximum values in Table 1-3. Revised Table 1-4. Revised Figure 3-2 and Figure 3-3.
С	Preliminary	May 2009	Added Note 5 to Table 1-5. Removed Note 2 from Table 3-1 (2-state/I-Digital inputs have an internal $100 \text{K}\Omega$ resistor to $AV_{DD}I$). Revised Figure 4-3, Figure 4-4, Figure 4-5. Added input/output circuits in Section 3.0.
В	Advance	February 2009	Major revisions throughout document.
А	Advance	June 2008	Initial Release.

M21528 Marking Diagram






Table of Contents

Orue	ering i	HIIOHHatioH	. 2
Revi	sion l	History	2
Table	e of C	Contents	3
1.0	Elec	trical Characteristics	4
2.0	Турі	ical Performance Characteristics	. 7
3.0	Pinc	out Diagram, Pin Description, and Package Drawing	8
4.0	Fund	ctional Description	16
	4.1	Block Diagram	16
	4.2	Input Description	17
	4.3	Output Description	
	4.4	Power Supply Description	
	4.5	Logic Control Signals	22
		4.5.1 Slew Rate Control	22
		4.5.2 Crosspoint Control	22
		4.5.3 Powerdown Mode Control	23
	4.6	Cable Detection	23



1.0 Electrical Characteristics

Unless noted otherwise, specifications apply for typical recommended operating conditions shown in Table 1-2, with $AV_{DD}O = 1.8V$, $AV_{DD}I = 1.2V$, CML inputs at 800 mV differential (RL = 50Ω), PRBS $2^{15} - 1$ test pattern at 2.97 Gbps.

Table 1-1. Absolute Maximum Ratings

Symbol	Parameter	Note	Minimum	Typical	Maximum	Unit
AV _{DD} I	Analog supply for input circuitry	1	-0.5	_	3.6	V
AV _{DD} O0/1	Analog supply for output circuitry	1	-0.5	_	3.6	V
T _{ST}	Storage Temperature	1	-65	_	150	°C
ESD	Human Body Model (HBM)	1	-4	_	4	KV
ESD	Charge Device Model (CDM)	1	-500	_	500	V
LU	Latch Up @ 85°C	1	-200	_	200	mA
HSIC	Maximum High-speed input current	1	-100	_	100	mA
HSOC	Maximum High-speed output short circuit current	1	-100	_	100	mA
V _{INMAX}	Input voltage range	1	-0.5	_	AV _{DD} I+0.5	V

NOTES:

Table 1-2. Recommended Operating Conditions

Symbol	Parameter	Note	Minimum	Typical	Maximum	Unit
AV _{DD} I	Analog supply for input circuitry	_	1.14	1.2, 1.8, 2.5, or 3.3	3.465	V
AV _{DD} O0/1	Analog supply for output circuitry	_	1.71	1.8, 2.5, or 3.3	3.465	V
T _{CASE}	Operating temperature	1	-40	25	+85	οС
ESD	Human Body Model (HBM)	_	-4	_	4	kV
LOD TIUTIAII BOUY WOULE (TIBIVI)					·	

NOTES:

^{1.} Exposure to these conditions over extended periods of time may affect device reliability

Case temperature.




Table 1-3. Power Consumption Specifications

Symbol	Parameter	Conditions	Note	Minimum	Typical	Maximum	Unit
P _{DISS} Total power consumption		$AV_{DD}I = 1.2V$ $AV_{DD}O = 1.8V$ Both channels active, 4 outputs on	1	_	78	122	mW
		$AV_{DD}I = 1.2V$ $AV_{DD}O = 1.8V$ Both channels active, one output per channel on	1	_	61	95	mW
		AV _{DD} I = 1.2V AV _{DD} O = 1.8V One channel active, one output on	1	_	49	86	mW
I_ AV _{DD} I	Total AV _{DD} I supply current	AV _{DD} I = 1.2V	1	_	1	3.0	mA
I_ AV _{DD} I	Total AV _{DD} I supply current	AV _{DD} I = 1.8V	1	_	3	7.0	mA
I_ AV _{DD} I	Total AV _{DD} I supply current	$AV_{DD}I = 3.3V$	1	_	10	17.0	mA
I_ AV _{DD} O	Total AV _{DD} O supply current	Both channels active	1,2	_	43	68.0	mA
I_ AV _{DD} O	Total AV _{DD} O supply current	Only channel 0 active	1,2	_	43	68.0	mA
I_ AV _{DD} O0	Total AV _{DD} 00 supply current	Only channel 1 active	1,2	_	27	49.0	mA
θ_{JA}	Junction to ambient Thermal Resistance		3	_	63	_	°C/W

NOTES:

- 1. Recommended operating condition—see Table 1-2.
- 2. Current consumption does not change with AV_{DD}O = 1.8V, 2.5V or 3.3V.
- 3. Airflow = 0 m/s.

Table 1-4. Digital Input Specifications

Symbol	Parameter	Note	Minimum	Typical	Maximum	Unit
V _{IH}	Input Logic High	_	0.85 x AV _{DD} I	_	AV _{DD} I + 0.5	V
V _{IF}	Input Logic Floating State	_	0.25 x AV _{DD} I	_	0.75 x AV _{DD} I	V
V _{IL}	Input Logic Low	_	0	_	0.15 x AV _{DD} I	V
I _{IH}	Input Current—Logic High	_	-100	_	100	μА
I _{IL}	Input Current—Logic Low	_	-100	_	100	μА




Table 1-5. High Speed Input/Output Electrical Specifications

Symbol	Parameter	Note	Minimum	Typical	Maximum	Unit
V _O	Output Voltage Range	1	730	800	850	mV
t _r /t _f	SD Rise/Fall Time (20–80%)	1,3,4	400	600	800	ps
t _r /t _f	3G/HD Rise/Fall Time (20–80%)	1	_	70	90	ps
t _r -t _f	SD Rise/Fall Time Mismatch	1,3,4	_	_	125	ps
t _r -t _f	3G/HD Rise/Fall Time Mismatch	1,3	_	_	30	ps
DCD	Duty Cycle Distortion, SD	1,4	_	_	100	ps
DCD	Duty Cycle Distortion, 3G, HD	1,3	_	_	30	ps
JAO _{PP}	Additive Output Jitter, SD	1,2,4	_	60	100	ps
JAO _{PP}	Additive Output Jitter, 3G, HD	1,2	_	12	29	ps
S ₂₂	Output Return Loss (5 MHz to 1.5 GHz)	6,8	20	_	_	dB
S ₂₂	Output Return Loss (5 MHz to 3.0 GHz)	5,8	11	_	_	dB
S ₂₂	Output Return Loss (5 MHz to 3.0 GHz)	6,8	14	_	_	dB
DR _{IN}	Input Data rate	_	270	_	2970	Mbps
V _{ID}	Differential Input Voltage (p-p)	7	400	_	1600	mV
V _{IC}	Input Common mode range	_	AV _{DD} I – 0.6	_	AV _{DD} I + 0.1	V
IE	Input Equalizer Gain Off (EN_EQ = 0)	_	_	0	_	dB
	Input Equalizer Gain Med (EN_EQ = F)	_	_	4	_	dB
	Input Equalizer Gain High (EN_EQ = H)	_	_	6	_	dB
R _{INT}	Input Termination to AV _{DD} I	_	40	50	60	Ω

NOTES:

- 1. Measured AC coupled into 1m coaxial cable, terminated with appropriate 75Ω or 50Ω load.
- 2. Measured with PRBS 2¹⁵-1 test pattern.
- 3. For data rates above 360 Mb/s, the cable driver must be in HD mode (SD/xHD = 0).
- 4. SD/xHD = 1, measured at 270 Mb/s.
- 5. Without external matching network.
- 6. With external matching network R $_{matching}$ =75 Ω , L $_{matching}$ =1nH, only applicable to 75 Ω mode.
- 7. EQ_EN = L (input equalization off) PD_MODE = F (LOS enabled), point blank.
- 8. As measured on Mindspeed EVM at BNC connector with output impedance set to 75Ω .



2.0 Typical Performance Characteristics

Figure 2-1. Eye Diagram at 270 Mbps




Figure 2-3. Eye Diagram at 2970 Mbps





Figure 2-2. Eye Diagram at 1485 Mbps





3.0 Pinout Diagram, Pin Description, and Package Drawing

Figure 3-1. Pinout Diagram (Top View)






Table 3-1. Pin Description (1 of 2)

Pin Name	Pin Number	Туре	Description
AV _{SS}	Center Ground Paddle	Power	Chip Ground
AV _{DD} I	9	Power	Positive supply for inputs circuitry
AV _{DD} Reg0	17,20	Power	Regulator0 bypass capacitor connection, positive supply for output0
AV _{DD} Reg1	11,14	Power	Regulator1 bypass capacitor connection, positive supply for output1
AV _{DD} O0	16	Power	Positive supply for reglator0
AV _{DD} O1	15	Power	Positive supply for reglator1
SD00A	19	O-Analog	High speed serial output, channel0, output A
SD00B	18	O-Analog	High speed serial output, channel0, output B
SD01A	12	O-Analog	High speed serial output, channel1, output A
SD01B	13	O-Analog	High speed serial output, channel1 output B
SDI0P/N	1,2	I-Analog	High speed serial video data input, channel0
SDI1P/N	5,6	I-Analog	High speed serial video data input, channel1
Z_CTRL	22	I-Analog	Sets output impedance through an external Z_CTRL resisto connected to AV_SS Z_CTRL=750 Ω to set 75 Ω output impedance Z_CTRL=250 Ω to set 50 Ω output impedance
SD/xHD0	24	I-DIGITAL	Output slew rate control for channel 0 L = SD00 has 3G/HD slew rate H = SD00 has SD slew rate
SD/xHD1	7	I-DIGITAL	Output slew rate control for channel 1 L = SDO1 has 3G/HD slew rate H = SDO1 has SD slew rate
PD0	23	3-state/I-DIGITAL	Power down control for channel 0 L = SD00A on, SD00B power down F = Both outputs on H = Power down both outputs
PD1	8	3-state/I-DIGITAL	Power down control for channel 1 L = SDO1A on, SDO1B power down F = Both outputs on H = Power down both outputs
XPT_CTRL	21	3-state/I-DIGITAL	Crosspoint control L = SDI0 to SD01, SDI1 to SD00 F = SDI0 to SD00, SDI1 to SD01 H = SDI0 to SD00 and SD01
PD_MODE	10	3-state/I-DIGITAL	Power down and cable detect control L = Cable detect disabled, PD upon LOS disabled F = Cable detect enabled, PD upon LOS enabled H = Cable detect enabled, PD upon LOS disabled




Table 3-1. Pin Description (2 of 2)

Pin Name	Pin Number	Туре	Description		
EN_EQ0	3	3-state/I-DIGITAL	Input equalization control for channel 0 L = No Input Equalization on SDIOP/N F = Medium Input Equalization on SDIOP/N H = High Input Equalization on SDIOP/N		
EN_EQ1	4	3-state/I-DIGITAL Input equalization control for channel 1 L = No Input Equalization on SDI1P/N F = Medium Input Equalization on SDI1P/N H = High Input Equalization on SDI1P/N			
NOTES:					

^{1. 3-}state inputs have a default of F (floating).

Figure 3-2. Differential Input (SDIP, SDIN)






AV_{DD}Reg

Son /750
Set by Z_CTRL

AV_{SS}

Figure 3-3. Single-Ended Output (SDO0A, SDO0B, SDO1A, SDO1B)

Figure 3-4. Digital Input Pin (SD/xHD0, SD/xHD1)





 $\textbf{AV}_{\text{DD}}\textbf{I}$ VREF_LOW $AV_{DD}I$ $2.0\,k\Omega$ INPUT 🔀 $\mathbf{AV}_{\mathrm{DD}}\mathbf{I}$ **AVss** VREF_HIGH \textbf{AV}_{SS}

Figure 3-5. State Logic Input (PD0, PD1, XPT_CTRL, PD_MODE, EN_EQ0, EN_EQ1)



The M21528 is assembled in 24 pin 4 mm x 4 mm Quad Flat No-Lead (QFN) package. The exposed die paddle serves as the IC ground (AV_{SS}), and the primary means of thermal dissipation. This die paddle should be soldered to the PCB ground. A cross-section of the QFN package can be found in Figure 3-6.

Figure 3-6. QFN Package Cross Section






Figure 3-7. Package Drawing






Figure 3-8. 24-Pin Package Dimensions

$\overline{}$						
S Y M B	PITCH VARIATION E					
O L	MIN.	NOM.	MAX.			
e		0.50 BSC				
N		24				
Nd		6				
Ne		6				
L	0.30	0.40	0.50			
b	0.18	0.23	0.30			
D2	2.20	2.30	2.40			
E2	2.20	2.30	2.40			

S Y	COMMON					
B O	<u> </u>	DIMENSION				
ူ	MIN.	NOM.	MAX.			
Α	0.80	0.85	0.90			
A1	0.00	0.01	0.05			
A2	0.60	0.65	0.70			
A3		0.20 REF.	,			
D		4.00 BSC				
D1		3.75 BSC				
Ε		4.00 BSC				
E1		3.75 BSC				
θ	0	_	12 °			
Р	0.24	0.24 0.42				
Q	0.30	0.40	0.65			
Р	0.13	0.17	0.23			




4.0 Functional Description

4.1 **Block Diagram**

Figure 4-1 is the functional block diagram of the M21528. The subsequent sections provide additional detail on the operation of the device.

PD1 AV_{DD}O1 Cable

Figure 4-1. M21528 Functional Block Diagram





4.2 Input Description

The M21528 has differential inputs, with integrated 50Ω pull ups to AV_{DD}I. AV_{DD}I may be supplied from a 1.2V, 1.8V, 2.5V, or 3.3V supply. The input buffers are compatible with PCML, LVDS or LVPECL signal levels.


To improve signal integrity in large systems, all inputs have programmable input equalization (IE) with three gain levels: 0 dB, 4 dB, 6 dB.

Setting the gain to 0dB effectively disables the IE feature. The pins EN_EQ0 and EN_EQ1 allow for the selecting the proper level of input equalization based on the board characteristics for each input. The maximum level of equalization compensates for up to 36" of FR4 trace. The operation of the EN_EQ0/1 pin is summarized in Table 4-1 below.

Pin	Level	Function
EN_EQ0	L	SDIOP/N IE EQ gain = 0 dB
	F	SDIOP/N IE EQ gain = 4 dB
	Н	SDIOP/N IE EQ gain = 6 dB
EN_EQ1	L	SDI1P/N IE EQ gain = 0 dB
	F	SDI1P/N IE EQ gain = 4 dB
	Н	SDI1P/N IE EQ gain = 6 dB


Table 4-1. Operation of EQ EN0 and EQ EN1 Pins

In 3G/HD/SD SDI applications, it is best to avoid AC coupling data interfaces between devices, if possible. DC coupling will result in increased system jitter margin. Also, DC coupling eliminates the requirement for additional components on the board. In order to accommodate DC coupling to the upstream device, the $AV_{DD}I$ domain of the M21528 is electrically isolated from all other power domains on chip. This allows for it to be tied to the V_{DD} of the previous device's driver enabling a fully DC coupled system, as shown below.





Alternatively, a "self-biasing" scheme can be used at the input. This offers the benefit of having the V_{DD} of the previous device and the power domain(s) of the M21528 completely separated, while allowing dc coupling:



In this configuration, the minimum input common mode that can be tolerated, is 1.2V.

If, for any reason, AC coupling is necessary, then a capacitor of 4.7 µF or greater must be used.

A Loss of Signal (LOS) detector circuit monitors each input and issues an internal alarm when the input signal goes below the detection threshold. The detection threshold is 90 mVpp with +90 mV hysteresis. This means that if the input signal level drops below 90 mVpp, then the internal LOS alarm is asserted. For the alarm to be de-asserted, the input signal must increase to greater than 180 mVpp; the hysteresis prevents the internal LOS alarm from chattering.

Depending on the state of the PD_MODE pin, the LOS alarm at a particular input can power down the associated signal path and forces the corresponding output to low level.

4.3 Output Description

The M21528 contains two independent signal channels, each with two positive polarity cable driver outputs. Unlike conventional SMPTE compliant cable drivers, the M21528 uses a voltage mode implementation as opposed to current mode. This allows for significant power savings when compared to previous generation cable drivers with the added benefit of two positive polarity outputs per channel.

Internally an output buffer drives a 1.6V amplitude signal through an integrated impedance load. The impedance of the load is set by the external Z_CTRL resistor to AV_{SS}. For most applications Z_CTRL should be 750 Ω , which sets the output load to 75 Ω . If the application requires a 50 Ω output impedance, Z_CTRL may be 250 Ω . In both cases Z_CTRL must have 1% tolerance.

The M21528 can meet SMPTE ORL specifications without the need for an external matching network. However, for additional margin a matching network consisting of a 75Ω resistor and a 1 nH inductor may be used.

Each channel has a dedicated power down pin, PD0 and PD1. The operation of the PD pin is summarized in Table 4-2 below. When powered down, the signal at the output is set to low.



Table 4-2. Operation of PD0 and PD1 Pins


Pin	Level	Function
PD0	L	SD00A on, SD00B powered down
	F	Both SD00A and SD00B on
	Н	Both SD00A and SD00B powered down
PD1	L	SD01A on, SD01B powered down
	F	Both SD01A and SD01B on
	Н	Both SDO1A and SDO1B powered down

Figure 4-2 shows a typical output circuit.

When the cable detect function is enabled, only the outputs used need to be connected, unused outputs may be left floating.

However, if the cable detection function is disabled, unused outputs must be powered down or properly terminated.

Figure 4-2. Typical Output Circuit (all outputs connected)





4.4 Power Supply Description

The device features two internal regulators to supply the power for the output drivers for each channel. $AV_{DD}O0$ and $AV_{DD}O1$ supply the voltage to each channel's respective regulator. These pins may be connected to DC voltages ranging from 1.8V to 3.3V. Each regulator requires an external 1µF bypass capacitor to ground, which must be connected to $AV_{DD}Reg0$ and $AV_{DD}Reg1$. It is recommended to add a secondary 10 nF bypass capacitor on each regulator output as close to the pin as possible.

In addition to supplying the output stage for channel1, AV_{DD}O1 is also used to power the core circuitry for both channels.

A completely separate supply domain, $AV_{DD}I$, provides the supply for the high-speed serial input pins. The input termination and ESD protection for the SDI pins and the digital control input pins are referenced to this supply. The isolated domain allows DC coupling to an upstream device that is running from a different supply voltage. For example, if, in order to save power, $AV_{DD}OO/1$ are connected to 1.8V, but the cable driver must interface to a reclocker that uses a 3.3V supply, then DC coupling can be achieved by simply connecting $AV_{DD}I$ to the 3.3V rail.

Figure 4-3 to 4-5 show three examples of how the cable driver can be configured. Note that even when only one channel is enabled, both output regulators must be supplied with the correct voltage.





Figure 4-3. Supply configuration, both channels and both A and B outputs used

1.2V to 3.3V PD0 PD1 AV_{DD}Reg0 1µF 10 nF 10 nF 10 nF

Figure 4-4. Supply configuration, channel0, outputs A and B used, channel 1 powered down

Figure 4-5. Supply configuration, both channels used, but only A outputs used





4.5 Logic Control Signals

The digital logic control signals are ESD protected and referenced to the AV_{DD}I. This allows the device to interface to many different logic levels from different supply domains.

Some pins have a state called "F"; this stands for "floating". To assert this state leave the pin unconnected.

4.5.1 Slew Rate Control

Pins SD/xHD0 and SD/xHD1 control the slew rate of the associated channel outputs. To comply with the SMPTE SD specification the slew rate is slowed down to approximately 600 ps when in SD mode. Note that there is no pull-up on the SD/xHD pins, so it should not be left floating.

Table 4-3. Operation of SD/xHD0 and SD/xHD1 Pins

Pin	Level	Function
SD/xHD0	L	Set SD00A/B Slew rate to 3G/HD Levels
	Н	Set SD00A/B Slew rate to SD Levels
SD/xHD1	L	Set SD01A/B Slew rate to 3G/HD Levels
	Н	Set SD01A/B Slew rate to SD Levels

4.5.2 Crosspoint Control

The XPT_CTRL pin controls the 2 x 2 crosspoint at the input. It can be used to redirect the input signal to the other output or from channel 0 to make broadcast mode, so the input on channel 0 appears on both channel 0 and 1 outputs. This last mode is useful in distribution amplifiers where one input can drive fours positive outputs.

The crossover feature can be used in routers to select a second input bank. The functionality of the XPT_CTRL pin is summarized in the table below.

Table 4-4. Operation of XPT_CTRL Pin

Pin	Level	Function
XPT_CTRL	L	Crossover mode: SDI0 routed to SD01 SDI1 routed to SD00
	F	Default mode: SDI0 routed to SD00 SDI1 routed to SD01
	Н	Broadcast mode: SDI0 routed to SD00 and SD01



4.5.3 Powerdown Mode Control

The M21528 has integrated output cable detection and input LOS detection circuitry. Depending on the setting of the PD_MODE pin, the device can automatically power down each channel when output cables are disconnected or there is no signal present at the input.

The functionality of the PD MODE pin is summarized in the table below.

Table 4-5. Operation of PD MODE

Pin	Level	Function
PD_MODE	L	Cable detection disabled
		Power down on LOS disabled
	F	Cable detection enabled
		Power down on LOS enabled
	Н	Cable detection enabled
		Power down on LOS disabled

4.6 Cable Detection

The M21528 features an integrated near-end cable detector. This circuit can detect whether a cable has been disconnected from an output and whether or not it is reconnected without requiring any additional external components.

Utilizing the cable detection feature has several system level advantages such as:

- Reduced power consumption when no cable is connected to both outputs of a single channel
- Reduced EMI
- Eliminate the requirement for external termination

Depending on the state of the PD_MODE pin, when both output A and B of either channel are disconnected, the device can automatically power down the channel resulting in a 75% power reduction for that channel. Furthermore, if output B is manually powered down (PD = L), then disconnecting output A will result in completely powering down the channel (both outputs).

Due to the detection mechanism, the signal at each output within a channel will experience a phase step of approximately 15 ps when the other output's state is changed: powered down, powered up, disconnected, or reconnected.

If one output is disconnected but the other remains connected, and both outputs are toggling, the signal at the connected output may experience up to 10% overshoot for a period of approximately 500 ns. The overshoot is caused by the reflections coupled from the unconnected output to the connected one. 500 ns is the duration required by the circuit to detect the disconnection. If cable detection is disabled and the output is not properly terminated, the overshoot will persist. Therefore, it is strongly recommended to enable cable detection, or terminate both outputs properly; when both outputs of one channel are turned on.

The cable detection function may be disabled by setting PD MODE=L.



www.mindspeed.com

General Information: Telephone: (949) 579-3000 Headquarters - Newport Beach 4000 MacArthur Blvd., East Tower Newport Beach, CA 92660

© 2009-2010 Mindspeed Technologies[®]. Inc. All rights reserved.

Information in this document is provided in connection with Mindspeed Technologies[®] ("Mindspeed[®]") products. These materials are provided by Mindspeed as a service to its customers and may be used for informational purposes only. Except as provided in Mindspeed's Terms and Conditions of Sale for such products or in any separate agreement related to this document, Mindspeed assumes no liability whatsoever. Mindspeed assumes no responsibility for errors or omissions in these materials. Mindspeed may make changes to specifications and product descriptions at any time, without notice. Mindspeed makes no commitment to update the information and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to its specifications and product descriptions. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document.

THESE MATERIALS ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, RELATING TO SALE AND/OR USE OF MINDSPEED PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, CONSEQUENTIAL OR INCIDENTAL DAMAGES, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. MINDSPEED FURTHER DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. MINDSPEED SHALL NOT BE LIABLE FOR ANY SPECIAL, INDIRECT, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS, WHICH MAY RESULT FROM THE USE OF THESE MATERIALS.

Mindspeed products are not intended for use in medical, lifesaving or life sustaining applications. Mindspeed customers using or selling Mindspeed products for use in such applications do so at their own risk and agree to fully indemnify Mindspeed for any damages resulting from such improper use or sale.