

General Description

The MAX1157/MAX1159/MAX1175 14-bit, low-power, successive-approximation analog-to-digital converters (ADCs) feature automatic power-down, a factory-trimmed internal clock, and a 14-bit wide parallel interface. The devices operate from a single +4.75V to +5.25V analog supply and feature a separate digital supply input for direct interface with +2.7V to +5.25V digital logic.

The MAX1157 accepts an analog input voltage range from 0 to +10V while the MAX1159 accepts a bipolar analog input voltage range of ±10V. The MAX1175 accepts a bipolar analog input voltage range of ±5V. All devices consume only 23mW at a sampling rate of 135ksps when using an external reference and 29mW when using the internal +4.096V reference. AutoShutdown™ reduces supply current to 0.4mA at 10ksps. The MAX1157/MAX1159/MAX1175 are ideal for high-performance, battery-powered data-acquisition applications. Excellent AC performance (THD = -100dB) and DC accuracy (±1LSB INL) make the MAX1157/ MAX1159/MAX1175 ideal for industrial process control, instrumentation, and medical applications.

The MAX1157/MAX1159/MAX1175 are available in a 28-pin TSSOP package and are fully specified over the -40°C to +85°C extended temperature range and the 0°C to +70°C commercial temperature range.

Applications


Temperature Sensing and Monitoring Industrial Process Control I/O Modules **Data-Acquisition Systems** Precision Instrumentation

AutoShutdown is a trademark of Maxim Integrated Products, Inc.

Features

- ◆ Analog Input Voltage Range ±10V, ±5V, or 0 to 10V
- ◆ 14-Bit Wide Parallel Interface
- ♦ Single +4.75V to +5.25V Analog Supply Voltage
- ♦ Interfaces with +2.7V to +5.25V Digital Logic
- ♦ ±1LSB INL (max)
- ♦ ±1LSB DNL (max)
- **♦ Low Supply Current (MAX1159)** 5.3mA (External Reference) 6.2mA (Internal Reference) 5µA AutoShutdown Mode
- ♦ Small Footprint 28-Pin TSSOP Package

Pin Configuration



Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	INPUT VOLTAGE RANGE	INL (LSB)
MAX1157ACUI	0°C to +70°C	28 TSSOP	0 to +10V	±1
MAX1157BCUI	0°C to +70°C	28 TSSOP	0 to +10V	±2

Ordering Information continued at end of data sheet.

MIXIM

ABSOLUTE MAXIMUM RATINGS

AV _{DD} to AGND	0.3V to +6V
DV _{DD} to DGND	0.3V to +6V
AGND to DGND	0.3V to +0.3V
AIN to AGND	16.5V to +16.5V
REF, REFADJ to AGND	0.3V to $(AV_{DD} + 0.3V)$
CS, R/C, RESET to DGND	0.3V to +6V
D_, EOC to DGND	0.3V to (DV _{DD} + 0.3V)
Maximum Continuous Current Into	Any Pin50mA

Continuous Power Dissipation (T _A = +70°	,
28-Pin TSSOP (derate 12.8mW/°C abo	ve +70°C)1026mW
Operating Temperature Range	
MAX11CUI	0°C to +70°C
MAX11EUI	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Junction Temperature	+150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(AV_{DD} = DV_{DD} = +5V \pm 5\%$, external reference = +4.096V, $C_{REF} = 10\mu F$, $C_{REFADJ} = 0.1\mu F$, $V_{REFADJ} = AV_{DD}$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25$ °C.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
DC ACCURACY							
Resolution	RES			14			Bits
Differential Nonlinearity	DNL	No missing codes over	r temperature	-1		+1	LSB
Integral Nonlinearity	INL	MAX11A		-1		+1	LSB
Integral Normineanty	IINL	MAX11B		-2		+2	LOD
Transition Noise		RMS noise, external re	eference		0.32		LSB _{RMS}
Transition Noise		Internal reference			0.34		LODRING
Offset Error		MAX1159		-10	0	+10	mV
Oliset Elloi		MAX1157/MAX1175		-10		+10	IIIV
Gain Error					0	±0.2	%FSR
Offset Drift					16		μV/°C
Gain Drift					±1		ppm/°C
AC ACCURACY (fin = 1kHz, VAIN =	full range,	135ksps)					
Signal-to-Noise Plus Distortion	SINAD			81	85		dB
Signal-to-Noise Ratio	SNR			82	85		dB
Total Harmonic Distortion	THD				-100	-86	dB
Spurious-Free Dynamic Range	SFDR			87	103		dB
ANALOG INPUT							
		MAX1157		0		+10	
Input Range	VAIN	MAX1159		-10		+10	V
		MAX1175		-5		+5	
		MAX1157/MAX1175	Normal operation	5.3	6.9	9.2	
		MAX1175	Shutdown mode	3			
Input Resistance	RAIN	MAX1157	Shutdown mode	5.3			kΩ
		MAX1159	Normal operation	7.8	10	13.0	
		INIWVI 198	Shutdown mode	6			

__ /VI/IXI/VI

ELECTRICAL CHARACTERISTICS (continued)

 $(AV_{DD} = DV_{DD} = +5V \pm 5\%$, external reference = +4.096V, $C_{REF} = 10\mu F$, $C_{REFADJ} = 0.1\mu F$, $V_{REFADJ} = AV_{DD}$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25$ °C.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
		MAX1157, 0 ≤ V _{AIN} ≤ +10V	Normal/shutdown mode	-0.1		+2.0	
Input Current	1	MAX1159,	Normal operation	-1.8		+1.2	^
Input Current	IAIN	$-10V \le V_{AIN} \le +10V$	Shutdown mode	-1.8		+1.8	mA
		MAX1175,	Normal operation	-1.8		+0.4	
		$-5V \le V_{AIN} \le +5V$	Shutdown mode	-1.8		+1.8	
Level Convert Other at Devent Lie		MAX1159, V _{AIN} = +10 operating mode	OV, shutdown mode to		0.5	0.7	
Input Current Step at Power-Up	I _{PU}	MAX1175, V _{AIN} = +5\ operating mode	/, shutdown mode to		1	1.4	- mA
Input Capacitance	CIN				10		рF
INTERNAL REFERENCE							•
REF Output Voltage	V _{REF}			4.056	4.096	4.136	V
REF Output Tempco					±35		ppm/°C
REF Short-Circuit Current	I _{REF-SC}				±10		mA
EXTERNAL REFERENCE							
REF and REFADJ Input Voltage Range				3.8		4.2	V
REFADJ Buffer Disable Threshold				AV _{DD} - 0.4		AV _{DD} - 0.1	V
DEE locate Outroom	1	Normal mode, fSAMPL	E = 135ksps		60	100	
REF Input Current	IREF	Shutdown mode (Note 1)			±0.1	±10	μΑ
REFADJ Input Current	IREFADJ	REFADJ = AV _{DD}			16		μΑ
DIGITAL INPUTS/OUTPUTS							
Output High Voltage	Voh	ISOURCE = 0.5mA, DV AVDD = +5.25V	$'_{DD} = +2.7V \text{ to } +5.25V,$	DV _{DD} - 0.4			V
Output Low Voltage	V _{OL}	$I_{SINK} = 1.6$ mA, DV_{DD} A $V_{DD} = +5.25$ V	= +2.7V to +5.25V,			0.4	V
Input High Voltage	VIH			0.7 × DV _{DD}			V
Input Low Voltage	VIL					$0.3 \times$ DV _{DD}	V
Input Leakage Current		Digital input = DV _{DD} o	or OV	-1		+1	μΑ
Input Hysteresis	V _{HYST}				0.2		V
Input Capacitance	CIN				15		рF
Three-State Output Leakage	loz					±10	μΑ
Three-State Output Capacitance	Coz				15		рF

ELECTRICAL CHARACTERISTICS (continued)

 $(AV_{DD} = DV_{DD} = +5V \pm 5\%$, external reference = +4.096V, $C_{REF} = 10\mu F$, $C_{REFADJ} = 0.1\mu F$, $V_{REFADJ} = AV_{DD}$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25$ °C.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
POWER SUPPLIES							
Analog Supply Voltage	AV _{DD}			4.75		5.25	V
Digital Supply Voltage	DV _{DD}			2.70		5.25	V
Analog Supply Current		External reference,	MAX1157			2.9	
	luiss	135ksps	MAX1159/MAX1175		4.0	5.3	mA
	lavdd	Internal reference, 135ksps	MAX1157			3.8	
			MAX1159/MAX1175		5.2	6.2	
Shutdown Supply Current	Shutdown mode (Note 1), digital input = DVDD or 0V		e 1), digital input =		0.5	5	μΑ
		Standby mode			3.7		mA
Digital Supply Current	I _{DVDD}					0.75	mA
Power-Supply Rejection		$AV_{DD} = DV_{DD} = +4.75V \text{ to } +5.25V$		•	1	•	LSB

TIMING CHARACTERISTICS (Figures 1 and 2)

 $(AV_{DD} = +4.75V \ to \ +5.25V, \ DV_{DD} = +2.7V \ to \ AV_{DD}, \ external \ reference = +4.096V, \ C_{REF} = 10 \mu F, \ C_{REFADJ} = 0.1 \mu F, \ V_{REFADJ} = AV_{DD}, \ C_{LOAD} = 20 pF, \ T_A = T_{MIN} \ to \ T_{MAX}.)$


PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Maximum Sampling Rate	fSAMPLE-MAX					135	ksps
Acquisition Time	tacq			2			μs
Conversion Time	tCONV					4.7	μs
CS Pulse Width High	tcsh	(Note 2)		40			ns
CS Pulse Width Low	+00:	(Nloto 2)	$DV_{DD} = +4.75V \text{ to } +5.25V$	40			ns
CS Pulse Width Low	tcsl	(Note 2)	$DV_{DD} = +2.7V \text{ to } +5.25V$	60			
R/C to CS Fall Setup Time	t _{DS}			0			ns
B.G	4	$DV_{DD} = +4.75V \text{ to } +5.25V$		40			
R/C to CS Fall Hold Time	tDH	DV _{DD} = +2.7V to +5.25V		60			ns
CC to Output Data Valid		$DV_{DD} = +4.75V \text{ to } +5.25V$				40	ns
S to Output Data Valid	tDO	$DV_{DD} = +2.7V \text{ to } +5.25V$				80	
EOC Fall to CS Fall	t _{DV}			0			ns
CS Rise to EOC Rise		$DV_{DD} = +4.75V \text{ to } +5.25V$				40	
CS Rise to EOC Rise	tEOC	DV _{DD} = +2.7V to +5.25V				80	ns
		$DV_{DD} = +4.75V \text{ to } +5.25V$				40	
Bus Relinquish Time	t _{BR}	DV _{DD} = +2.7V to +5.25V				80	ns

Note 1: Maximum specification is limited by automated test equipment.

Note 2: To ensure best performance, finish reading the data and wait tBR before starting a new acquisition.


Typical Operating Characteristics


 $(AV_{DD} = DV_{DD} = +5V, external reference = +4.096V, C_{REF} = 10\mu F, C_{REFADJ} = 0.1\mu F, V_{REFADJ} = AV_{DD}, C_{LOAD} = 20pF, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Typical Application Circuit)$




Typical Operating Characteristics

 $(AV_{DD} = DV_{DD} = +5V, external reference = +4.096V, C_{REF} = 10\mu F, C_{REFADJ} = 0.1\mu F, V_{REFADJ} = AV_{DD}, C_{LOAD} = 20pF, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25$ °C.) (*Typical Application Circuit*)







Pin Description

PIN	NAME	FUNCTION
1	D6	Three-State Digital Data Output
2	D7	Three-State Digital Data Output
3	D8	Three-State Digital Data Output
4	D9	Three-State Digital Data Output
5	D10	Three-State Digital Data Output
6	D11	Three-State Digital Data Output
7	D12	Three-State Digital Data Output
8	D13	Three-State Digital Data Output (MSB)
9	R/C	Read/Convert Input. Power up and place the MAX1157/MAX1159/MAX1175 in acquisition mode by holding R/C low during the first falling edge of \overline{CS} . During the second falling edge of \overline{CS} , the level on R/C determines whether the reference and reference buffer power down or remain on after conversion. Set R/C high during the second falling edge of \overline{CS} to power down the reference and buffer, or set R/C low to leave the reference and buffer powered up. Set R/C high during the third falling edge of \overline{CS} to put valid data on the bus.
10	EOC	End of Conversion. EOC drives low when conversion is complete.
11	AV _{DD}	Analog Supply Input. Bypass with a 0.1µF capacitor to AGND.
12	AGND	Analog Ground. Primary analog ground (star ground).
13	AIN	Analog Input
14	AGND	Analog Ground. Connect pin 14 to pin 12.

Pin Description (continued)

	T	1
PIN	NAME	FUNCTION
15	REFADJ	Reference Buffer Output. Bypass REFADJ with a 0.1µF capacitor to AGND for internal reference mode. Connect REFADJ to AVDD to select external reference mode.
16	REF	Reference Input/Output. Bypass REF with a 10µF capacitor to AGND. REF is the external reference input when in external reference mode.
17	RESET	Reset Input. Logic high resets the device.
18	CS	Convert Start. The first falling edge of \overline{CS} powers up the device and enables acquisition when R/\overline{C} is low. The second falling edge of \overline{CS} starts conversion. The third falling edge of \overline{CS} loads the result onto the bus when R/\overline{C} is high.
19	DGND	Digital Ground
20	DV _{DD}	Digital Supply Voltage. Bypass with a 0.1µF capacitor to DGND.
21, 22	N.C.	No Connection. Make no connection to these pins.
23	D0	Three-State Digital Data Output (LSB)
24	D1	Three-State Digital Data Output
25	D2	Three-State Digital Data Output
26	D3	Three-State Digital Data Output
27	D4	Three-State Digital Data Output
28	D5	Three-State Digital Data Output

_Detailed Description

Converter Operation

The MAX1157/MAX1159/MAX1175 use a successive-approximation (SAR) conversion technique with an inherent track-and-hold (T/H) stage to convert an analog input into a 14-bit digital output. Parallel outputs provide a high-speed interface to microprocessors (µPs). The Functional Diagram at the end of the data sheet shows a simplified internal architecture of the MAX1157/MAX1159/MAX1175. Figure 3 shows a typical application circuit for the MAX1157/MAX1159/MAX1175.

Analog Input Input Scaler

The MAX1157/MAX1159/MAX1175 have an input scaler which allows conversion of true bipolar input voltages and input voltages greater than the power supply, while operating from a single +5V analog supply. The input scaler attenuates and shifts the analog input to match the input range of the internal DAC. The MAX1157 has a unipolar input voltage range of 0 to +10V. The




Figure 1. Load Circuits

MAX1175 input voltage range is ±5V while the MAX1159 input voltage range is ±10V. Figure 4 shows the equivalent input circuit of the MAX1157/MAX1159/MAX1175. This circuit limits the current going into or out of AIN to less than 1.8mA.




Figure 2. MAX1157/MAX1159/MAX1175 Timing Diagram




Figure 3. Typical Application Circuit for the MAX1157/MAX1159/ MAX1175

Track and Hold (T/H)

In track mode, the internal hold capacitor acquires the analog signal (see Figure 4). In hold mode, the T/H switches open and the capacitive DAC samples the analog input. During the acquisition, the analog input (AIN) charges capacitor C_{HOLD} . The acquisition ends on the second falling edge of \overline{CS} . At this instant, the T/H switches open. The retained charge on C_{HOLD} represents a sample of the input. In hold mode, the capacitive DAC adjusts during the remainder of the conversion time to restore node T/H OUT to zero within the limits of 14-bit resolution. Force \overline{CS} low to put valid data on the bus after conversion is complete.

Power-Down Modes

Select standby mode or shutdown mode with R/\overline{C} during the second falling edge of \overline{CS} (see *Selecting Standby or Shutdown Mode* section). The MAX1157/MAX1159/MAX1175 automatically enter either standby mode (reference and buffer on), or shutdown (reference and buffer off) after each conversion depending on the status of R/\overline{C} during the second falling edge of \overline{CS} .

Internal Clock

The MAX1157/MAX1159/MAX1175 generate an internal conversion clock to free the microprocessor from the burden of running the SAR conversion clock. Total conversion time after entering hold mode (second falling edge of $\overline{\text{CS}}$) to end-of-conversion ($\overline{\text{EOC}}$) falling is 4.7µs (max).

Applications Information Starting a Conversion

 $\overline{\text{CS}}$ and $R/\overline{\text{C}}$ control acquisition and conversion in the MAX1157/MAX1159/MAX1175 (see Figure 2). The first falling edge of $\overline{\text{CS}}$ powers up the device and puts it in acquire mode if $R/\overline{\text{C}}$ is low. The convert start $\overline{\text{CS}}$ is ignored if $R/\overline{\text{C}}$ is high. The MAX1157/MAX1159/MAX1175 need at least 6ms (CREFADJ = 0.1µF, CREF = 10µF) for the internal reference to wake up and settle before starting the conversion if powering up from shutdown. Reset the MAX1157/MAX1159/MAX1175 by toggling RESET with $\overline{\text{CS}}$ high. The next falling edge of $\overline{\text{CS}}$ begins acquisition.

Selecting Standby or Shutdown Mode

The MAX1157/MAX1159/MAX1175 have a selectable standby or low-power shutdown mode. In standby mode, the ADC's internal reference and reference buffer do not power down between conversions, eliminating the need to wait for the reference to power up before performing the next conversion. Shutdown mode




Figure 4. Equivalent Input Circuit




Figure 5. Selecting Standby Mode

powers down the reference and reference buffer after completing a conversion. The reference and reference buffer require a minimum of 12ms (CREFADJ = 0.1μ F, CREF = 10μ F) to power up and settle from shutdown.

The state of R/ \overline{C} during the second falling edge of \overline{CS} selects which power-down mode the MAX1157/MAX1159/MAX1175 enters upon conversion completion. Holding R/ \overline{C} low causes the MAX1157/MAX1159/MAX1175 to enter standby mode. The reference and buffer are left on after the conversion completes. R/ \overline{C} high causes the MAX1157/MAX1159/MAX1175 to enter shutdown mode and power down the reference and buffer after conversion (see Figures 5 and 6). Set the voltage at REF high during the second falling edge of \overline{CS} to realize the lowest current operation.

Standby Mode

While in standby mode, the supply current is less than 3.7mA (typ). The next falling edge of \overline{CS} with R/ \overline{C} low causes the MAX1157/MAX1159/MAX1175 to exit standby mode and begin acquisition. The reference and reference buffer remain active to allow quick turn-on time.




Figure 6. Selecting Shutdown Mode




Figure 7. MAX1157/MAX1159/MAX1175 Reference Adjust Circuit

Shutdown Mode

In shutdown mode, the reference and reference buffer shut down between conversions. Shutdown mode reduces supply current to 0.5µA (typ) immediately after the conversion. The next falling edge of \overline{CS} with R/\overline{C} low causes the reference and buffer to wake up and enter acquisition mode. To achieve 14-bit accuracy, allow 12ms (CREFADJ = 0.1µF, CREF = 10µF) for the internal reference to wake up.

Internal and External Reference Internal Reference

The internal reference of the MAX1157/MAX1159/MAX1175 is internally buffered to provide +4.096V output at REF. Bypass REF to AGND and REFADJ to AGND with 10µF and 0.1µF, respectively.

Sink or source current at REFADJ to make fine adjustments to the internal reference. The input impedance of REFADJ is nominally $5k\Omega$. Use the circuit of Figure 7 to adjust the internal reference to $\pm 1.5\%$.

External Reference

An external reference can be placed at either the input (REFADJ) or the output (REF) of the MAX1157/MAX1159/MAX1175's internal buffer amplifier. Using the buffered REFADJ input makes buffering the external reference unnecessary. The input impedance of REFADJ is typically $5k\Omega$. The internal buffer output must be bypassed at REF with a 10μ F capacitor.

Connect REFADJ to AVDD to disable the internal buffer. Directly drive REF using an external 3.8V to 4.2V reference. During conversion, the external reference must be able to drive 100 μ A of DC load current and have an output impedance of 10 Ω or less.

For optimal performance, buffer the reference through an op amp and bypass REF with a 10μ F capacitor. Consider the MAX1157/MAX1159/MAX1175's equivalent input noise (0.6LSB) when choosing a reference.

Reading the Conversion Result

EOC flags the microprocessor when a conversion is complete. The falling edge of EOC signals that the data is valid and ready to be output to the bus. D0–D13 are the parallel outputs of the MAX1157/MAX1159/MAX1175. These three-state outputs allow for direct connection to a microcontroller I/O bus. The outputs remain high-impedance during acquisition and conversion. Data is loaded onto the bus with the third falling edge of CS with R/C high (after tpo). Bringing CS high forces the output bus back to high impedance. The MAX1157/MAX1159/MAX1175 then wait for the next falling edge of CS to start the next conversion cycle (see Figure 2).




Figure 8. MAX1157 Transfer Function




Figure 10. MAX1175 Transfer Function

Transfer Function

Figures 8, 9, and 10 show the MAX1157/MAX1159/MAX1175's output transfer functions. The MAX1159 and MAX1175 outputs are coded in offset binary, while the MAX1157 is coded on standard binary.

Input Buffer

Most applications require an input buffer amplifier to achieve 14-bit accuracy and prevent loading the source. Switch the channels immediately after acquisition, rather than near the end of or after a conversion when the input signal is multiplexed. This allows more time for the input buffer amplifier to respond to a large




Figure 9. MAX1159 Transfer Function

step-change in input signal. The input amplifier must have a high enough slew rate to complete the required output voltage change before the beginning of the acquisition time. Figure 11 shows an example of this circuit using the MAX427.

Figures 12a and 12b show how the MAX1175 and MAX1159 analog input current varies depending on whether the chip is operating or powered down. The part is fully powered down between conversions if the voltage at R/C is set high during the second falling edge of CS. The input current abruptly steps to the powered up value at the start of acquisition. This step in the input current can disrupt the ADC input, depending on the driving circuit's output impedance at high frequencies. If the driving circuit cannot fully settle by the end of acquisition time, the accuracy of the system can be compromised. To avoid this situation, increase the acquisition time, use a driving circuit that can settle within taco, or leave the MAX1175/MAX1159 powered up by setting the voltage at R/\overline{C} low during the second falling edge of CS.

Layout, Grounding, and Bypassing

For best performance, use printed circuit (PC) boards. Do not run analog and digital lines parallel to each other, and do not lay out digital signal paths underneath the ADC package. Use separate analog and digital ground planes with only one point connecting the two ground systems (analog and digital) as close to the device as possible.

Route digital signals far away from sensitive analog and reference inputs. If digital lines must cross analog lines, do so at right angles to minimize coupling digital noise




Figure 11. MAX1157/MAX1159/MAX1175 Fast-Settling Input Buffer

onto the analog lines. If the analog and digital sections share the same supply, isolate the digital and analog supply by connecting them with a low value (10 Ω) resistor or ferrite bead.

The ADC is sensitive to high-frequency noise on the AVDD supply. Bypass AVDD to AGND with a $0.1\mu F$ capacitor in parallel with a $1\mu F$ to $10\mu F$ low-ESR capacitor with the smallest capacitor closest to the device. Keep capacitor leads short to minimize stray inductance

Definitions

Integral Nonlinearity

Integral nonlinearity (INL) is the deviation of the values on an actual transfer function from a straight line. This straight line can be either a best-straight-line fit or a line drawn between the end points of the transfer function, once offset and gain errors have been nullified. The static linearity parameters for the MAX1157/MAX1159/MAX1175 are measured using the endpoint method.

Differential Nonlinearity

Differential nonlinearity (DNL) is the difference between an actual step-width and the ideal value of 1LSB. A DNL error specification of 1LSB guarantees no missing codes and a monotonic transfer function.

Signal-to-Noise Ratio

For a waveform perfectly reconstructed from digital samples, signal-to-noise ratio (SNR) is the ratio of the full-scale analog input (RMS value) to the RMS quantization error (residual error). The ideal, theoretical minimum analog-to-digital noise is caused by quantization noise error only and results directly from the ADC's resolution (N bits):

$$SNR = ((6.02 \times N) + 1.76)dB$$

where N = 14 bits.




Figure 12a. MAX1175 Analog Input Current




Figure 12b. MAX1159 Analog Input Current

In reality, there are other noise sources besides quantization noise: thermal noise, reference noise, clock jitter, etc. SNR is computed by taking the ratio of the RMS signal to the RMS noise, which includes all spectral components minus the fundamental, the first five harmonics, and the DC offset.

Signal-to-Noise Plus Distortion

Signal-to-noise plus distortion (SINAD) is the ratio of the fundamental input frequency's RMS amplitude to the RMS equivalent of all the other ADC output signals.

$$SINAD(db) = 20 \times log \left(\frac{Signal_{RMS}}{(Noise + Distortion)_{RMS}} \right)$$

Effective Number of Bits

Effective number of bits (ENOB) indicates the global accuracy of an ADC at a specific input frequency and sampling rate. An ideal ADC's error consists of quantization noise only. With an input range equal to the full-scale range of the ADC, calculate the effective number of bits as follows:

$$ENOB = \left(\frac{SINAD - 1.76}{6.02}\right)$$

Total Harmonic Distortion

Total harmonic distortion (THD) is the ratio of the RMS sum of the first five harmonics of the input signal to the fundamental itself. This is expressed as:

THD = 20 × log
$$\left(\frac{\left(\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2} \right)}{V_1} \right)$$

where V_1 is the fundamental amplitude and V_2 through V_5 are the 2nd- through 5th-order harmonics.

Spurious-Free Dynamic Range

Spurious-free dynamic range (SFDR) is the ratio of the RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next largest frequency component.

Chip Information

TRANSISTOR COUNT: 15,383


PROCESS: BICMOS

Ordering Information (continued)

PART	TEMP RANGE	PIN-PACKAGE	INPUT VOLTAGE RANGE	INL (LSB)
MAX1157AEUI	-40°C to +85°C	28 TSSOP	0 to +10V	±1
MAX1157BEUI	-40°C to +85°C	28 TSSOP	0 to +10V	±2
MAX1159ACUI	0°C to +70°C	28 TSSOP	±10V	±1
MAX1159BCUI	0°C to +70°C	28 TSSOP	±10V	±2
MAX1159AEUI*	-40°C to +85°C	28 TSSOP	±10V	±1
MAX1159BEUI*	-40°C to +85°C	28 TSSOP	±10V	±2
MAX1175ACUI	0°C to +70°C	28 TSSOP	±5V	±1
MAX1175BCUI	0°C to +70°C	28 TSSOP	±5V	±2
MAX1175AEUI	-40°C to +85°C	28 TSSOP	±5V	±1
MAX1175BEUI	-40°C to +85°C	28 TSSOP	±5V	±2

^{*}Future product—contact factory for availability.


Functional Diagram



14 ______ **MAXI/**

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated:

MAX1175ACUI MAX1175ACUI+ MAX1175ACUI+T MAX1175ACUI-T MAX1175AEUI MAX1175AEUI-T MAX1175BCUI-T MAX1175BCUI-T MAX1175BCUI-T MAX1175BCUI-T MAX1175BCUI-T MAX1157ACUI+ MAX1157BCUI+T MAX1157BCUI+T MAX1157BCUI+T MAX1157BCUI+T MAX1157BCUI+T MAX1157BCUI+T MAX1157BCUI+T MAX1157BCUI-T MAX1157B