

General Description

The MAX1165/MAX1166 16-bit, low-power, successiveapproximation analog-to-digital converters (ADCs) feature automatic power-down, factory-trimmed internal clock, and a 16-bit wide (MAX1165) or byte wide (MAX1166) parallel interface. The devices operate from a single +4.75V to +5.25V analog supply and a +2.7Vto +5.25V digital supply.

The MAX1165/MAX1166 use an internal 4.096V reference or an external reference. The MAX1165/MAX1166 consume only 1.8mA at a sampling rate of 165ksps with external reference and 2.7mA with internal reference. AutoShutdown™ reduces supply current to 0.1mA at

The MAX1165/MAX1166 are ideal for high-performance, battery-powered, data-acquisition applications. Excellent dynamic performance and low power consumption in a small package make the MAX1165/ MAX1166 ideal for circuits with demanding power consumption and space requirements.

The 16-bit wide MAX1165 is available in a 28-pin TSSOP package and the byte wide MAX1166 is available in a 20-pin TSSOP package. Both devices are available in either the 0°C to +70°C commercial, or the -40°C to +85°C extended temperature range.

AutoShutdown is a trademark of Maxim Integrated Products, Inc.

Applications

Temperature Sensor/Monitor Industrial Process Control I/O Boards **Data-Acquisition Systems** Cable/Harness Tester Accelerometer Measurements Digital Signal Processing

Pin Configurations and Functional Diagram appear at end of data sheet.

Features

- 16-Bit Wide (MAX1165) and Byte Wide (MAX1166) **Parallel Interface**
- ♦ High Speed: 165ksps Sample Rate
- ♦ Accurate: ±2.5 LSB INL, 16 Bit No Missing Codes
- ♦ 4.096V, 25ppm/°C Internal Reference
- ♦ External Reference Range: +3.8V to +5.25V
- ♦ Single +4.75V to +5.25V Analog Supply Voltage
- ♦ +2.7V to +5.25V Digital Supply Voltage
- **♦ Low Supply Current**
 - 1.8mA (External Reference)
 - 2.7mA (Internal Reference)
 - 0.1µA (10ksps, External Reference)
- ♦ Small Footprint


28-Pin TSSOP Package (16-Bit Wide) 20-Pin TSSOP Package (Byte Wide)

Ordering Information

PART	TEMP RANGE	PIN- PACKAGE	INL
MAX1165ACUI	0°C to +70°C	28 TSSOP	±2
MAX1165BCUI	0°C to +70°C	28 TSSOP	±2
MAX1165CCUI	0°C to +70°C	28 TSSOP	±4
MAX1165AEUI	-40°C to +85°C	28 TSSOP	±2.5
MAX1165BEUI	-40°C to +85°C	28 TSSOP	±2.5
MAX1165CEUI	-40°C to +85°C	28 TSSOP	±4

Ordering Information continued at end of data sheet.

Typical Operating Circuit



ABSOLUTE MAXIMUM RATINGS

AV _{DD} to AGND0.3V to +6V	Continuous Power Dissipation ($T_A = +70^{\circ}C$)
DV _{DD} to DGND0.3V to (AV _{DD} + 0.3V)	20-Pin TSSOP (derate 10.9mW/°C above+70°C)879mW
AGND to DGND0.3V to +0.3V	28-Pin TSSOP (derate 12.8mW/°C above +70°C)1026mW
AIN, REF, REFADJ to AGND0.3V to (AVDD + 0.3V)	Operating Temperature Ranges
CS, HBEN, R/C, RESET to DGND0.3V to +6V	MAX116CU0°C to +70°C
Digital Output (D15–D0, EOC)	MAX116EU40°C to +85°C
to DGND0.3V to (DV _{DD} + 0.3V)	Storage Temperature Range65°C to +150°C
Maximum Continuous Current Into Any Pin50mA	Junction Temperature+150°C
,	Lead Temperature (soldering, 10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(AV_{DD} = DV_{DD} = +5V$, external reference = +4.096V, $C_{REF} = 4.7\mu F$, $C_{REFADJ} = 0.1\mu F$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25$ °C.)

PARAMETER	SYMBOL	CONDITIONS			MIN	TYP	MAX	UNITS	
DC ACCURACY	•				•			•	
Resolution	N				16			Bits	
			MAX116_A		-2.5		+2.5	5	
		T _A = -40°C	MAX116_B		-2.5		+2.5		
			MAX116_C		-4		+4		
5			MAX116_A		-2		+2		
Relative Accuracy (Note 1)	INL	$T_A = 0$ °C	MAX116_B		-2		+2	LSB	
(Note 1)			MAX116_C		-4		+4		
			MAX116_A		-2		+2		
		$T_A = +85^{\circ}C$	MAX116_B		-2		+2		
			MAX116_C		-4		+4	1	
		T _A = -40°C	No missing	MAX116_A	-1		+2	LSB	
			codes	MAX116_B	-1		+2		
			MAX116_C		-2		+2		
		T _A = 0°C	No missing	MAX116_A	-1		+1.5		
Differential Nonlinearity	DNL		codes	MAX116_B	-1		+1.5		
			MAX116_C		-2		+2		
		T _A = +85°C	No missing	MAX116_A	-1		+1		
			codes	MAX116_B	-1		+1.5]	
			MAX116_C		-2		+2		
Transition Noise		RMS noise, exte quantization nois	rnal reference, in se	cludes		0.65		LSB _{RMS}	
		Internal reference			0.7		LSB _{RMS}		
Offset Error						0.05	1	mV	
Gain Error		(Note 2)				±0.002	±0.02	%FSR	
Offset Drift						0.6		ppm/°C	
Gain Drift						0.2		ppm/°C	
DYNAMIC PERFORMANCE (fIN(SI	NE-WAVE) =	$1 \text{kHz}, V_{\text{IN}} = 4.096$	6V _{P-P} , 165ksps)		1				
Signal-to-Noise Plus Distortion	SINAD				86	90		dB	

ELECTRICAL CHARACTERISTICS (continued)

 $(AV_{DD} = DV_{DD} = +5V$, external reference = +4.096V, $C_{REF} = 4.7\mu F$, $C_{REFADJ} = 0.1\mu F$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Signal-to-Noise Ratio	SNR		87	90		dB
Total Harmonic Distortion	THD			-102	-90	dB
Spurious-Free Dynamic Range	SFDR		91	105		dB
Full-Power Bandwidth		-3dB point		4		MHz
Full-Linear Bandwidth		SINAD > 81dB		33		kHz
CONVERSION RATE						
Sample Rate	fsample				165	ksps
Aperture Delay				27		ns
Aperture Jitter				<100		ps
ANALOG INPUT						
Input Range	VAIN		0		V _{REF}	V
Input Capacitance	CAIN			40		рF
INTERNAL REFERENCE						
REF Output Voltage	V _{REF}		4.054	4.096	4.136	V
REF Output Tempco	TCREF			±25		ppm/°C
REF Short-Circuit Current	IREFSC			±10		mA
Capacitive Bypass at REFADJ	CREFADJ		0.1			μF
Capacitive Bypass at REF	CREF		1			μF
REFADJ Input Leakage Current	IREFADJ			20		μΑ
EXTERNAL REFERENCE						
REFADJ Buffer Disable Threshold		To power down the internal reference	AV _{DD} - 0.4		AV _{DD} - 0.1	V
REF Input Voltage Range		Internal reference disabled (Note 3)	3.8		AV _{DD} - 0.2	V
DEE Inc. it Coursest	1	V _{REF} = +4.096V, f _{SAMPLE} = 165ksps		14	25	
REF Input Current	IREF	Shutdown mode		±0.1		μΑ
DIGITAL INPUTS/OUTPUTS						
Input High Voltage	VIH		0.7 × DV _{DD}			V
Input Low Voltage	VIL				$0.3 \times DV_{DD}$	V
Input Leakage Current	lıN	V _{IH} = 0 or DV _{DD}		±0.1	±1	μΑ
Input Hysteresis	V _{HYST}			0.1		V
Input Capacitance	CIN			15		pF
Output High Voltage	Voн	$I_{SOURCE} = 0.5$ mA, $DV_{DD} = +2.7$ V to $+5.25$ V, $AV_{DD} = +5.25$ V	DV _{DD} - 0.4			V
Output Low Voltage	V _{OL}	$I_{SINK} = 1.6$ mA, $DV_{DD} = +2.7$ V to $+5.25$ V, $AV_{DD} = +5.25$ V			0.4	V
Three-State Leakage Current	loz	D0-D15		±0.1	±10	μA

ELECTRICAL CHARACTERISTICS (continued)

 $(AV_{DD} = DV_{DD} = +5V$, external reference = +4.096V, $C_{REF} = 4.7\mu F$, $C_{REFADJ} = 0.1\mu F$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Three-State Output Capacitance	Coz				15		рF
POWER REQUIREMENTS							
Analog Supply Voltage	AV_{DD}			4.75		5.25	V
Digital Supply	DV_DD			2.7		AV_{DD}	V
			165ksps		3.2	3.6	
		Internal reference	100ksps		2.6		
		Internal reference	10ksps		1.9		
Analog Cunali, Current	1==		1ksps		1.8		A
Analog Supply Current	lavdd	External reference	165ksps		2.4	2.8	mA
			100ksps		1.8		
			10ksps		8.0		
			1ksps		0.08		
		D0-D15 = all zeros	165ksps		0.5	0.7	mA
Digital Complex Coursest			100ksps		0.3		
Digital Supply Current	IDVDD		10ksps		0.03		
			1ksps		0.003		
		Full payor days	I _{AVDD}		0.5	5	μА
		Full power-down	IDVDD		0.5	6	
Shutdown Supply Current	ISHDN		IAVDD		1.0	1.2	mA
		REF and REF buffer enabled (standby mode)	I _{DVDD} (Note 4)		0.5	5	μА
Power-Supply Rejection Ratio	PSRR	AVDD = +5V ±5%, full-scale inpu	ut (Note 5)		68		dB

TIMING CHARACTERISTICS (Figures 1 and 2)

 $(AV_{DD} = +4.75V \text{ to } +5.25V, DV_{DD} = +2.7V \text{ to } AV_{DD}, \text{ external reference} = +4.096V, C_{REF} = 4.7\mu\text{F}, C_{REFADJ} = 0.1\mu\text{F}, C_{LOAD} = 20p\text{F}, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_{A} = +25^{\circ}\text{C}.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Acquisition Time	tacq		1.1			
Conversion Time	tconv				4.7	μs
CS Pulse Width High	tcsh	(Note 6)	40			ns
CC Dula a Wielth Law (Note C)		$V_{DVDD} = 4.75V \text{ to } 5.25V$	40			
S Pulse Width Low (Note 6)	tcsl	$V_{DVDD} = 2.7V \text{ to } 5.25V$	60			ns
R/C to CS Fall Setup Time	t _{DS}		0			ns
R/C to CS Fall Hold Time	tDH	$V_{DVDD} = 4.75V \text{ to } 5.25V$	40			ns
R/C to CS Fall Hold Time		$V_{DVDD} = 2.7V \text{ to } 5.25V$	60			
CC to Output Data Valid	t _{DO}	$V_{DVDD} = 4.75V \text{ to } 5.25V$			40	ns
CS to Output Data Valid		$V_{DVDD} = 2.7V \text{ to } 5.25V$			80	
HBEN Transition to Output Data	4	$V_{DVDD} = 4.75V \text{ to } 5.25V$			40	
Valid (MAX1166 Only)	t _{DO1}	V _{DVDD} = 2.7V to 5.25V			80	ns
EOC Fall to CS Fall	t _{DV}		0			ns

4 ______*NIXIM*

TIMING CHARACTERISTICS (Figures 1 and 2) (continued)

 $(AV_{DD}=+4.75V\ to\ +5.25V,\ DV_{DD}=+2.7V\ to\ AV_{DD},\ external\ reference=+4.096V,\ C_{REF}=4.7\mu F,\ C_{REFADJ}=0.1\mu F,\ C_{LOAD}=20pF$ $T_A=T_{MIN}\ to\ T_{MAX},\ unless\ otherwise\ noted.$ Typical values are at $T_{A}=+25^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CS Rise to EOC Rise	tEOC	$V_{DVDD} = 4.75V \text{ to } 5.25V$			40	ns
		V _{DVDD} = 2.7V to 5.25V			80	
Due Delinguish Time (Note C)	too	$V_{DVDD} = 4.75V \text{ to } 5.25V$			40	200
Bus Relinquish Time (Note 6)	t _{BR}	V _{DVDD} = 2.7V to 5.25V			80	ns

Note 1: Relative accuracy is the deviation of the analog value at any code from its theoretical value after offset and gain errors have been removed.

Note 2: Offset nulled.

Note 3: Guaranteed by design, not production tested.


Note 4: Shutdown supply currents are typically 0.5µA, maximum specification is limited by automated test equipment.


Note 5: Defined as the change in positive full scale caused by a ±5% variation in the nominal supply.


Note 6: To ensure best performance, finish reading the data and wait the before starting a new acquisition.


Typical Operating Characteristics


 $(AV_{DD} = DV_{DD} = +5V, \text{ external reference} = +4.096V, C_{REF} = 4.7\mu\text{F}, C_{REFAD,J} = 0.1\mu\text{F}, T_A = +25^{\circ}\text{C}, \text{ unless otherwise noted.})$


















Typical Operating Characteristics (continued)


 $(AV_{DD} = DV_{DD} = +5V, external reference = +4.096V, C_{REF} = 4.7 \mu F, C_{REFADJ} = 0.1 \mu F, T_A = +25 ^{\circ}C, unless otherwise noted.)$

















Pin Description

MAX1165 MAX1166 MAX1165 MAX	MAX1165 MAX1166 MAX1165		NAME		
1 1 D8 D4/D12 Three-State Digital Data Output 2 2 2 D9 D5/D13 Three-State Digital Data Output 3 3 3 D10 D6/D14 Three-State Digital Data Output 4 4 4 D11 D7/D15 Three-State Digital Data Output 5 — D12 — Three-State Digital Data Output 6 — D13 — Three-State Digital Data Output 7 — D14 — Three-State Digital Data Output 7 — D14 — Three-State Digital Data Output 8 — D15 — Three-State Digital Data Output (MSB) Read/Gorward Input. Power up and put the MAX1165/MAX1166 in acquisition mode by holding R/C low during the first falling edge of CS. During the second falling edge of CS, the level on R/C determines whether the reference and reference of buffer power down or remain on after conversion. Set R/C high during the second falling edge of CS to power down the reference and buffer, or set R/C low to leave the reference and buffer powered up. Set R/C high during the steech of CS to put valid data on the bus. 10 6 ECC End of Conversion. ECC drives low when conversion is complete. 11 7 AVDD Analog Ground. Primary analog ground (star ground). 12 8 AGND Analog Ground. Primary analog ground (star ground). 13 9 AIN Analog Ground. Primary analog ground (star ground). 14 10 AGND MARIAGA. Primary analog ground (star ground). 16 11 REFADJ Reference Buffer Output: Bypass REFADJ with a 0.1µF capacitor to AGND for internal reference mode. External reference mode. External reference mode. 16 12 REF Reference Buffer Output: Bypass REF with a 4.7µF capacitor to AGND for internal reference mode. External reference mode. Connect REFADJ to AVDs to select external reference mode. 18 14 CS acquire mode when R/C is chight. Used to multiplex the 14-bit conversion result: 1: Most significant byte available in the data bus. 19 15 DGND Digital Ground when R/C is high. 19 15 DGND Digital Ground when R/C is high. Digital Data Output 20 16 DVDD Digital Ground when R/C is liquid Data Output 21 17 D0 DOND Three-St			MAX1166	FUNCTION	
2 2 D9 DS/D13 Three-State Digital Data Output 3 3 D10 DS/D14 Three-State Digital Data Output 4 4 D11 D7/D15 Three-State Digital Data Output 5 — D12 — Three-State Digital Data Output 6 — D13 — Three-State Digital Data Output 7 — D14 — Three-State Digital Data Output 8 — D15 — Three-State Digital Data Output 8 — D15 — Three-State Digital Data Output 9 — Three-State Digital Data Output 10 — D15 — Three-State Digital Data Output 11 — D15 — Three-State Digital Data Output 12 — D15 — Three-State Digital Data Output 13 — D15 — Three-State Digital Data Output 14 — D15 — Three-State Digital Data Output 15 — D15 — Three-State Digital Data Output 16 — D15 — Three-State Digital Data Output 17 — Read/Corveri Input. Power up and put the MAX1165/MAX1166 in acquisition mode by holding Bid Rich Value of the Rich Editing deg of CS, the level on RIC determines whether the reference and reference of buffer power down or remain on after conversion. Set RIC high during the second falling edge of CS to power down the reference and buffer of RIC low to leave the reference and buffer of Si to power down the reference and buffer of RIC low to leave the reference and buffer of Si to power down the reference and buffer of RIC low to leave the reference and buffer of Si to power down the reference and buffer of RIC low to leave the reference and buffer of Si to power down the reference and buffer of Si to power down the reference and buffer of Si to power down the reference and buffer of Si to power down the reference and buffer of Si to power down the reference and buffer of Si to power down the reference and buffer of Si to power down the reference and buffer of Si to power down the reference and buffer of Si to power down the reference and buffer of Si to power down the reference of RIC low to leave the reference of RIC low to leave the reference mode. 18 ASND Analog Ground. Primary analog ground (star ground). 19 AIN Analog Ground. Primary analog ground (star ground). 20 AIN Analog Ground. Primary analog ground (star ground). 21 RE					Three-State Digital Data Output
4 4 D11 D7/D15 Three-State Digital Data Output. D15 is the MSB. 5 — D12 — Three-State Digital Data Output 6 — D13 — Three-State Digital Data Output 7 — D14 — Three-State Digital Data Output 8 — D15 — Three-State Digital Data Output 8 — D15 — Three-State Digital Data Output (MSB) Read/Convert Input. Power up and put the MAX1165/MAX1166 in acquisition mode by holding R/C low during the first falling edge of CS. During the second falling edge of CS, the level on R/C determines whether the reference and reference buffer power down or remain on after conversion. Set R/G high during the second falling edge of CS to power down the reference and buffer, or set R/C low to leave the reference and buffer powered up. Set R/C high during the third falling edge of CS to power down the reference and buffer, or set R/C low to leave the reference and buffer powered up. Set R/C high during the third falling edge of CS to put valid data on the bus. 10 6 ECOC End of Conversion. ECO drives low when conversion is complete. 11 7 AVDD Analog Supply Input. Bypass with a 0.1µF capacitor to AGND. 12 8 AGND Analog Ground. Primary analog ground (star ground). 13 9 AIN Analog Input 14 10 AGND Analog Ground. Connect pin 14 to pin 12 (MAX1165). Connect pin 10 to pin 8 (MAX1166). 15 11 REFADJ Reference Buffer Output. Bypass REFADJ with a 0.1µF capacitor to AGND for internal reference mode. Connect REFADJ to AVDp to select external reference mode. External reference mode. 16 12 REF Reference Input/Output. Bypass REF with a 4.7µF capacitor to AGND for internal reference mode. External reference input when in external reference mode. External reference mode. 17 — RESET Reset Input. Logic high resets the device. 18 HBEN CS Convert Start. The first falling edge of CS powers up the device and enables acquire mode when R/C is low. The second falling edge of CS starts conversion. The third falling edge of CS loads the result note the bus when R/C is high. 18 DI DID D0D Digital Supply Voltage. Bypass with a 0.1µF capacitor to DGND. 19 15 DG	2	2	D9	D5/D13	
5	3	3	D10	D6/D14	Three-State Digital Data Output
6	4	4	D11	D7/D15	Three-State Digital Data Output. D15 is the MSB.
7 — D14 — Three-State Digital Data Output (MSB) Read/Convert Input. Power up and put the MAX1165/MAX1166 in acquisition mode by holding R/C low during the first falling edge of CS. During the second falling edge of CS, the level on R/C determines whether the reference and reference buffer power down or remain on after conversion. Set R/C high during the second falling edge of CS to power down the reference and buffer, or set R/C low to leave the reference and buffer powered up. Set R/C high during the second falling edge of CS to power down the reference and buffer, or set R/C low to leave the reference and buffer powered up. Set R/C high during the third falling edge of CS to power down the reference and buffer, or set R/C low to leave the reference and buffer powered up. Set R/C high during the third falling edge of CS to power down the reference and buffer, or set R/C low to leave the reference and buffer powered up. Set R/C high during the third falling edge of CS to power down the reference and buffer, or set R/C low to leave the reference and buffer powered up. Set R/C high during the third falling edge of CS to power down the reference and buffer powered up. Set R/C high during the third falling edge of CS to power down the reference and buffer powered up. Set R/C high during the third falling edge of CS to analog Ground. Primary analog ground (star ground). 10 6 EOC End of Conversion. EOC drives low when conversion to AGND. 11 7 AVDD Analog Ground. Primary analog ground (star ground). 12 8 AGND Analog Ground. Primary analog ground (star ground). 13 9 AIN Analog Input 14 10 AGND Analog Ground. Primary analog ground (star ground). 15 11 REFADJ Reference Buffer Output. Bypass REFADJ with a 0.1μF capacitor to AGND for internal reference mode. 16 12 REF Reference Input/Output. Bypass REFADJ with a 0.1μF capacitor to AGND for internal reference mode. 17 — RESET Reset Input. Logic high resets the device. 18 High-Byte Enable Input. Used to multiplex the 14-bit conversion result: 19 15 DGND Diput Byt	5		D12	_	Three-State Digital Data Output
8 — D15 — Three-State Digital Data Output (MSB) Read/Convert Input. Power up and put the MAX1165/MAX1166 in acquisition mode by holding R/C low during the first falling edge of CS. During the second falling edge of CS, the level on R/C determines whether the reference and reference buffer power down or remain on after conversion. Set R/C high during the second falling edge of CS to put valid data on the bus. 10 6 EOC End of Conversion. EOC drives low when conversion is complete. 11 7 AVDD Analog Supply Input. Bypass with a 0.1μF capacitor to AGND. 12 8 AGND Analog Ground. Primary analog ground (star ground). 13 9 AIN Analog Input. 14 10 AGND Analog Ground. Connect pin 14 to pin 12 (MAX1165). Connect pin 10 to pin 8 (MAX1166). 15 11 REFADJ Reference Buffer Output. Bypass REFADJ with a 0.1μF capacitor to AGND for internal reference mode. Connect REFADJ to AVDp to select external reference mode. 16 12 REF Reference Input/Output. Bypass REF with a 4.7μF capacitor to AGND for internal reference mode. Connect REFADJ to AVDp to select external reference mode. 17 — RESET Reset Input. Logic high resets the device. 18 HBEN 1: Mesternal reference input when in external reference mode. 19 CONVED Digital Ground 20 16 DVDD Digital Ground 20 16 DVDD Digital Supply Voltage. Bypass with a 0.1μF capacitor to DGND. 11 Tree-State Digital Data Output 22 18 D1 D1/D9 Three-State Digital Data Output 23 19 D2 D2/D10 Three-State Digital Data Output 26 — D5 — Three-State Digital Data Output	6	_	D13	_	Three-State Digital Data Output
Read/Convert Input. Power up and put the MAX1165.MAX1166 in acquisition mode by holding Rif low during the first falling edge of CS. But love of CS, the level on Rif C determines whether the reference and reference buffer power down or remain on after conversion. Set RifC high during the second falling edge of CS to put valid data on the bus. 10 6 EOC End of Conversion. EOC drives low when conversion is complete. 11 7 AVDD Analog Supply Input. Bypass with a 0.1µF capacitor to AGND. 12 8 AGND Analog Supply Input. Bypass with a 0.1µF capacitor to AGND. 13 9 AIN Analog Input. 14 10 AGND Analog Ground. Primary analog ground (star ground). 14 10 AGND Analog Ground. Connect pin 14 to pin 12 (MAX1165). Connect pin 10 to pin 8 (MAX1166). 15 11 REFADJ Reference Buffer Output. Bypass REFADJ with a 0.1µF capacitor to AGND for internal reference mode. Connect REFADJ to AVDp to select external reference mode. 16 12 REF Reference Input/Output. Bypass REFADJ to AVDp to select external reference mode. 17 — RESET Reset Input. Logic high resets the device. 18 HBEN Reset Input. Logic high resets the device. 19 High-Byte Enable Input. Used to multiplex the 14-bit conversion result: 1 Most significant byte available on the data bus. 18 Convert Start. The first falling edge of CS powers up the device and enables acquire mode when RifC is low. The second falling edge of CS starts conversion. The third falling edge of CS loads the result onto the bus when RifC is high. 19 15 DGND Digital Ground 20 16 DVDD Digital Ground 21 17 D0 DO/D8 Three-State Digital Data Output 22 18 D1 D1/D9 Three-State Digital Data Output 23 19 D2 D2/D10 Three-State Digital Data Output 24 20 D3 D3/D11 Three-State Digital Data Output 25 — D4 Three-State Digital Data Output 26 — D5 Three-State Digital Data Output 27 — D6 Three-State Digital Data Output	7		D14	_	Three-State Digital Data Output
by holding RiC low during the first falling edge of CS. During the second falling edge of CS, the level on RiC determines whether the reference and reference buffer power down or remain on after conversion. Set RiC high during the second falling edge of CS to power down the reference and buffer, or set RiC low to leave the reference and buffer, or set RiC low to leave the reference and buffer powered up. Set RiC high during the second falling edge of CS to put valid data on the bus. 10 6 EOC End of Conversion. EOC drives low when conversion is complete. 11 7 AVDD Analog Supply Input. Bypass with a 0.1µF capacitor to AGND. 12 8 AGND Analog Ground. Primary analog ground (star ground). 13 9 AIN Analog Input. 14 10 AGND Analog Ground. Connect pin 14 to pin 12 (MAX1165). Connect pin 10 to pin 8 (MAX1166). 15 11 REFADJ Reference Buffer Output. Bypass REFADJ with a 0.1µF capacitor to AGND for internal reference mode. Connect REFADJ to AVDD to select external reference mode. 16 12 REF Reference Input/Output. Bypass REF with a 4.7µF capacitor to AGND for internal reference mode. External reference input when in external reference mode. 17 — RESET Reset Input. Logic high resets the device. 18 HBEN 1: Most significant byte available on the data bus. 0: Least significant byte available on the data bus. 0: Least significant byte available on the data bus. 18 OGND Digital Ground 19 15 DGND Digital Ground 20 16 DVDD Digital Ground 20 16 DVDD Digital Supply Voltage. Bypass with a 0.1µF capacitor to DGND. 19 15 DGND Three-State Digital Data Output 21 17 D0 D0/D8 Three-State Digital Data Output 22 18 D1 D1/D9 Three-State Digital Data Output 23 19 D2 D2/D10 Three-State Digital Data Output 24 20 D3 D3/D11 Three-State Digital Data Output 25 — D4 — Three-State Digital Data Output 26 — D5 — Three-State Digital Data Output	8		D15	_	Three-State Digital Data Output (MSB)
11 7 AVDD Analog Supply Input. Bypass with a 0.1μF capacitor to AGND. 12 8 AGND Analog Ground. Primary analog ground (star ground). 13 9 AIN Analog Input 14 10 AGND Analog Ground. Connect pin 14 to pin 12 (MAX1165). Connect pin 10 to pin 8 (MAX1166). 15 11 REFADJ Reference Buffer Output. Bypass REFADJ with a 0.1μF capacitor to AGND for internal reference mode. Connect REFADJ to AVDD to select external reference mode. 16 12 REF Reset Input. Dutput. Bypass REF with a 4.7μF capacitor to AGND for internal reference input when in external reference mode. 17 — RESET Reset Input. Logic high resets the device. High-Byte Enable Input. Used to multiplex the 14-bit conversion result: 1: Most significant byte available on the data bus. 0: Least significant byte available on the data bus. Convert Start. The first falling edge of CS powers up the device and enables acquire mode when R/C is low. The second falling edge of CS starts conversion. The third falling edge of CS loads the result onto the bus when R/C is high. 19 15 DGND Digital Ground 20 16 DVDD Digital Ground 20 16 DVDD Digital Supply Voltage. Bypass with a 0.1μF capacitor to DGND. 21 17 D0 D0/D8 Three-State Digital Data Output 22 18 D1 D1/D9 Three-State Digital Data Output 23 19 D2 D2/D10 Three-State Digital Data Output 24 20 D3 D3/D11 Three-State Digital Data Output 25 — D4 — Three-State Digital Data Output 26 — D5 — Three-State Digital Data Output	9				by holding R/ \overline{C} low during the first falling edge of \overline{CS} . During the second falling edge of \overline{CS} , the level on R/ \overline{C} determines whether the reference and reference buffer power down or remain on after conversion. Set R/ \overline{C} high during the second falling edge of \overline{CS} to power down the reference and buffer, or set R/ \overline{C} low to leave the reference and buffer powered up. Set R/ \overline{C} high during the third falling edge of \overline{CS} to put valid data on the bus.
12 8 AGND Analog Ground. Primary analog ground (star ground). 13 9 AIN Analog Input 14 10 AGND Analog Ground. Connect pin 14 to pin 12 (MAX1165). Connect pin 10 to pin 8 (MAX1166). 15 11 REFADJ Reference Buffer Output. Bypass REFADJ with a 0.1μF capacitor to AGND for internal reference mode. Connect REFADJ to AVDD to select external reference mode. 16 12 REF Reference Input/Output. Bypass REFADJ with a 4.7μF capacitor to AGND for internal reference mode. External reference input when in external reference mode. 17 — RESET Reset Input. Logic high resets the device. High-Byte Enable Input. Used to multiplex the 14-bit conversion result: 1: Most significant byte available on the data bus. 0: Least significant byte available on the data bus. Convert Start. The first falling edge of CS powers up the device and enables acquire mode when R/C is low. The second falling edge of CS starts conversion. The third falling edge of CS loads the result onto the bus when R/C is high. 19 15 DGND Digital Ground 20 16 DVDD Digital Supply Voltage. Bypass with a 0.1μF capacitor to DGND. 21 17 D0 D0/DB Three-State Digital Data Output 22 18 D1 D1/D9 Three-State Digital Data Output 23 19 D2 D2/D10 Three-State Digital Data Output 24 20 D3 D3/D11 Three-State Digital Data Output 25 — D4 — Three-State Digital Data Output 26 — D5 — Three-State Digital Data Output 27 — D6 — Three-State Digital Data Output	10	6	ĒC	OC .	End of Conversion. EOC drives low when conversion is complete.
13 9 AIN Analog Input 14 10 AGND Analog Ground. Connect pin 14 to pin 12 (MAX1165). Connect pin 10 to pin 8 (MAX1166). 15 11 REFADJ Reference Buffer Output. Bypass REFADJ with a 0.1μF capacitor to AGND for internal reference mode. Connect REFADJ to AV _{DD} to select external reference mode. 16 12 REF Reference Input/Output. Bypass REF with a 4.7μF capacitor to AGND for internal reference mode. External reference input when in external reference mode. 17 — RESET Reset Input. Logic high resets the device. 18 HBEN 1: Most significant byte available on the data bus. 19 Convert Start. The first falling edge of CS powers up the device and enables acquire mode when R/C is low. The second falling edge of CS starts conversion. The third falling edge of CS loads the result onto the bus when R/C is high. 19 15 DGND Digital Ground 20 16 DV _{DD} Digital Supply Voltage. Bypass with a 0.1μF capacitor to DGND. 21 17 D0 D0/D8 Three-State Digital Data Output 22 18 D1 D1/D9 Three-State Digital Data Output 23 19 D2 D2/D10 Three-State Digital Data Output 24 20 D3 D3/D11 Three-State Digital Data Output 25 — D4 — Three-State Digital Data Output 26 — D5 — Three-State Digital Data Output 27 — D6 — Three-State Digital Data Output	11	7	AV	'DD	Analog Supply Input. Bypass with a 0.1µF capacitor to AGND.
AGND AGND Analog Ground. Connect pin 14 to pin 12 (MAX1165). Connect pin 10 to pin 8 (MAX1166). 15 11 REFADJ Reference Buffer Output. Bypass REFADJ with a 0.1μF capacitor to AGND for internal reference mode. Connect REFADJ to AV _{DD} to select external reference mode. 16 12 REF Reference Input/Output. Bypass REF with a 4.7μF capacitor to AGND for internal reference mode. External reference input when in external reference mode. 17 — RESET Reset Input. Logic high resets the device. High-Byte Enable Input. Used to multiplex the 14-bit conversion result: 1: Most significant byte available on the data bus. 0: Least significant byte available on the data bus. Convert Start. The first falling edge of CS powers up the device and enables acquire mode when R/C is low. The second falling edge of CS starts conversion. The third falling edge of CS loads the result onto the bus when R/C is high. 19 15 DGND Digital Ground 20 16 DV _{DD} Digital Supply Voltage. Bypass with a 0.1μF capacitor to DGND. 21 17 D0 D0/D8 Three-State Digital Data Output 22 18 D1 D1/D9 Three-State Digital Data Output 23 19 D2 D2/D10 Three-State Digital Data Output 24 20 D3 D3/D11 Three-State Digital Data Output 25 — D4 — Three-State Digital Data Output 26 — D5 — Three-State Digital Data Output 27 — D6 — Three-State Digital Data Output	12	8	AG	iND	Analog Ground. Primary analog ground (star ground).
MAX1166 . REFADJ Reference Buffer Output. Bypass REFADJ with a 0.1µF capacitor to AGND for internal reference mode. Connect REFADJ to AVDD to select external reference mode.	13	9	А	IN	Analog Input
reference mode. Connect REFADJ to AVDD to select external reference mode. 12 REF Reference Input/Output. Bypass REF with a 4.7µF capacitor to AGND for internal reference mode. External reference input when in external reference mode. 17 — RESET Reset Input. Logic high resets the device. High-Byte Enable Input. Used to multiplex the 14-bit conversion result: 1: Most significant byte available on the data bus. 0: Least significant byte available on the data bus. Convert Start. The first falling edge of Spowers up the device and enables acquire mode when R/S is low. The second falling edge of Starts conversion. The third falling edge of Sloads the result onto the bus when R/C is high. 19 15 DGND Digital Ground 20 16 DVDD Digital Supply Voltage. Bypass with a 0.1µF capacitor to DGND. 21 17 D0 D0/D8 Three-State Digital Data Output 22 18 D1 D1/D9 Three-State Digital Data Output 23 19 D2 D2/D10 Three-State Digital Data Output 24 20 D3 D3/D11 Three-State Digital Data Output 25 — D4 — Three-State Digital Data Output 26 — D5 — Three-State Digital Data Output 27 — D6 — Three-State Digital Data Output	14	10	AG	iND	
reference mode. External reference input when in external reference mode. 17	15	11	REF	ADJ	
High-Byte Enable Input. Used to multiplex the 14-bit conversion result: 1: Most significant byte available on the data bus. 0: Least significant byte available on the data bus. Convert Start. The first falling edge of S powers up the device and enables acquire mode when R/C is low. The second falling edge of S starts conversion. The third falling edge of S loads the result onto the bus when R/C is high. DGND Digital Ground DVDD Digital Supply Voltage. Bypass with a 0.1µF capacitor to DGND. Three-State Digital Data Output 22 18 D1 D1/D9 Three-State Digital Data Output 23 19 D2 D2/D10 Three-State Digital Data Output 24 20 D3 D3/D11 Three-State Digital Data Output 25 — D4 Three-State Digital Data Output 26 — D5 Three-State Digital Data Output 27 — D6 Three-State Digital Data Output	16	12	RI	EF	
13 HBEN 1: Most significant byte available on the data bus. 0: Least significant byte available on the data bus. Convert Start. The first falling edge of CS powers up the device and enables acquire mode when R/C is low. The second falling edge of CS starts conversion. The third falling edge of CS loads the result onto the bus when R/C is high. 19 15 DGND Digital Ground 20 16 DVDD Digital Supply Voltage. Bypass with a 0.1μF capacitor to DGND. 21 17 D0 D0/D8 Three-State Digital Data Output 22 18 D1 D1/D9 Three-State Digital Data Output 23 19 D2 D2/D10 Three-State Digital Data Output 24 20 D3 D3/D11 Three-State Digital Data Output 25 — D4 — Three-State Digital Data Output 26 — D5 — Three-State Digital Data Output 27 — D6 — Three-State Digital Data Output	17		RES	SET	Reset Input. Logic high resets the device.
18 14	_	13	HB	BEN	1: Most significant byte available on the data bus.
20 16 DV _{DD} Digital Supply Voltage. Bypass with a 0.1μF capacitor to DGND. 21 17 D0 D0/D8 Three-State Digital Data Output 22 18 D1 D1/D9 Three-State Digital Data Output 23 19 D2 D2/D10 Three-State Digital Data Output 24 20 D3 D3/D11 Three-State Digital Data Output 25 — D4 — Three-State Digital Data Output 26 — D5 — Three-State Digital Data Output 27 — D6 — Three-State Digital Data Output	18	14	C	S	acquire mode when R/\overline{C} is low. The second falling edge of \overline{CS} starts conversion.
21 17 D0 D0/D8 Three-State Digital Data Output 22 18 D1 D1/D9 Three-State Digital Data Output 23 19 D2 D2/D10 Three-State Digital Data Output 24 20 D3 D3/D11 Three-State Digital Data Output 25 — D4 — Three-State Digital Data Output 26 — D5 — Three-State Digital Data Output 27 — D6 — Three-State Digital Data Output	19	15	DG	iND	Digital Ground
22 18 D1 D1/D9 Three-State Digital Data Output 23 19 D2 D2/D10 Three-State Digital Data Output 24 20 D3 D3/D11 Three-State Digital Data Output 25 — D4 — Three-State Digital Data Output 26 — D5 — Three-State Digital Data Output 27 — D6 — Three-State Digital Data Output	20	16	DV	DD	Digital Supply Voltage. Bypass with a 0.1µF capacitor to DGND.
23 19 D2 D2/D10 Three-State Digital Data Output 24 20 D3 D3/D11 Three-State Digital Data Output 25 — D4 — Three-State Digital Data Output 26 — D5 — Three-State Digital Data Output 27 — D6 — Three-State Digital Data Output	21	17	D0	D0/D8	Three-State Digital Data Output
24 20 D3 D3/D11 Three-State Digital Data Output 25 — D4 — Three-State Digital Data Output 26 — D5 — Three-State Digital Data Output 27 — D6 — Three-State Digital Data Output	22	18	D1	D1/D9	Three-State Digital Data Output
25 — D4 — Three-State Digital Data Output 26 — D5 — Three-State Digital Data Output 27 — D6 — Three-State Digital Data Output	23	19	D2	D2/D10	Three-State Digital Data Output
26 — D5 — Three-State Digital Data Output 27 — D6 — Three-State Digital Data Output	24	20	D3	D3/D11	Three-State Digital Data Output
27 — D6 — Three-State Digital Data Output	25	_	D4	_	Three-State Digital Data Output
	26	_	D5	_	Three-State Digital Data Output
28 — D7 — Three-State Digital Data Output	27	_	D6	_	Three-State Digital Data Output
	28	_	D7	_	Three-State Digital Data Output




Figure 1. Load Circuits

Detailed Description

Converter Operation

The MAX1165/MAX1166 use a successive-approximation (SAR) conversion technique with an inherent trackand-hold (T/H) stage to convert an analog input into a 16-bit digital output. Parallel outputs provide a high-speed interface to most microprocessors (µPs). The Functional Diagram shows a simplified internal architecture of the MAX1165/MAX1166. Figure 3 shows a typical application circuit for the MAX1166.

Analog Input

The equivalent input circuit is shown in Figure 4. A switched capacitor digital-to-analog converter (DAC) provides an inherent T/H function. The single-ended input is connected between AIN and AGND.

Input Bandwidth

The ADC's input-tracking circuitry has a 4MHz small-signal bandwidth, so it is possible to digitize high-speed transient events and measure periodic signals with bandwidths exceeding the ADC's sampling rate by using undersampling techniques. To avoid aliasing of unwanted high-frequency signals into the frequency band of interest, use anti-alias filtering.

Analog Input Protection

Internal protection diodes, which clamp the analog input to AV_{DD} and/or AGND, allow the input to swing from AGND - 0.3V to AV_{DD} + 0.3V, without damaging the device.

If the analog input exceeds 300mV beyond the supplies, limit the input current to 10mA.




Figure 2. MAX1165/MAX1166 Timing Diagram

8 ______ /N/XI/N




Figure 3. Typical Application Circuit for the MAX1166

Track and Hold (T/H)

In track mode, the analog signal is acquired on the internal hold capacitor. In hold mode, the T/H switches open and the capacitive DAC samples the analog input.

During the acquisition, the analog input (AIN) charges capacitor C_{DAC} . The acquisition ends on the second falling edge of \overline{CS} . At this instant, the T/H switches open. The retained charge on C_{DAC} represents a sample of the input.

In hold mode, the capacitive DAC adjusts during the remainder of the conversion time to restore node ZERO to zero within the limits of 16-bit resolution. Force $\overline{\text{CS}}$ low to put valid data on the bus at the end of the conversion.

The time required for the T/H to acquire an input signal is a function of how quickly its input capacitance is charged. If the input signal's source impedance is high, the acquisition time lengthens and more time must be allowed between conversions. The acquisition time (tACQ) is the maximum time the device takes to acquire the signal. Use the following formula to calculate acquisition time:

$$tACQ = 11 (RS + RIN) \times 35pF$$

where R_{IN} = 800Ω , R_S = the input signal's source impedance, and t_{ACQ} is never less than 1.1µs. A source impedance less than 1k Ω does not significantly affect the ADC's performance.

To improve the input signal bandwidth under AC conditions, drive AIN with a wideband buffer (>4MHz) that can drive the ADC's input capacitance and settle quickly.




Figure 4. Equivalent Input Circuit

Power-Down Modes

Select standby mode or shutdown mode with the R/\overline{C} bit during the second falling edge of \overline{CS} (see the Selecting Standby or Shutdown Mode section). The MAX1165/MAX1166 automatically enter either standby mode (reference and buffer on) or shutdown (reference and buffer off) after each conversion depending on the status of R/\overline{C} during the second falling edge of \overline{CS} .

Internal Clock

The MAX1165/MAX1166 generate an internal conversion clock. This frees the microprocessor from the burden of running the SAR conversion clock. Total conversion time after entering hold mode (second falling edge of \overline{CS}) to end of conversion (\overline{EOC}) falling is 4.7µs (max).

Applications Information

Starting a Conversion

 $\overline{\text{CS}}$ and $R/\overline{\text{C}}$ control acquisition and conversion in the MAX1165/MAX1166 (Figure 2). The first falling edge of $\overline{\text{CS}}$ powers up the device and puts it in acquire mode if $R/\overline{\text{C}}$ is low. The convert start is ignored if $R/\overline{\text{C}}$ is high. The MAX1165/MAX1166 need at least 10ms (CREFADJ = 0.1µF, CREF = 4.7µF) for the internal reference to wake up and settle before starting the conversion if powering up from shutdown. The ADC can wake up, from shutdown, to an unknown state. Put the ADC in a known state by completing one "dummy" conversion. The MAX1165/MAX1166 are in a known state, ready for actual data acquisition, after the completion of the dummy conversion. A dummy conversion consists of one full conversion cycle.

The MAX1165 provides an alternative reset function to reset the device (see the *RESET* section).




Figure 5. Selecting Standby Mode

Selecting Standby or Shutdown Mode

The MAX1165/MAX1166 have a selectable standby or low-power shutdown mode. In standby mode, the ADC's internal reference and reference buffer do not power down between conversions, eliminating the need to wait for the reference to power up before performing the next conversion. Shutdown mode powers down the reference and reference buffer after completing a conversion. The reference and reference buffer require a minimum of 10ms ($C_{REFADJ} = 0.1\mu F$, $C_{REF} = 4.7\mu F$) to power up and settle from shutdown.

The state of R/ \overline{C} at the second falling edge of \overline{CS} selects which power-down mode the MAX1165/MAX1166 enter upon conversion completion. Holding R/ \overline{C} low causes the MAX1165/MAX1166 to enter standby mode. The reference and buffer are left on after the conversion completes. R/ \overline{C} high causes the MAX1165/MAX1166 to enter shutdown mode and shut down the reference and buffer after conversion (Figures 5 and 6). When using an external reference, set the REF power-down bit high for lowest current operation.

Standby Mode

While in standby mode, the supply current is reduced to less than 1mA (typ). The next falling edge of \overline{CS} with R/ \overline{C} low causes the MAX1165/MAX1166 to exit standby mode and begin acquisition. The reference and reference buffer remain active to allow quick turn-on time. Standby mode allows significant power savings while running at the maximum sample rate.

Shutdown Mode

In shutdown mode, the reference and reference buffer are shut down between conversions. Shutdown mode reduces supply current to $0.5\mu A$ (typ) immediately after the conversion. The falling edge of \overline{CS} with R/\overline{C} low




Figure 6. Selecting Shutdown Mode

causes the reference and buffer to wake up and enter acquisition mode. To achieve 16-bit accuracy, allow 10ms (CREFADJ = 0.1μ F, CREF = 4.7μ F) for the internal reference to wake up.

Internal and External Reference

Internal Reference

The internal reference of the MAX1165/MAX1166 is internally buffered to provide +4.096V output at REF. Bypass REF to AGND and REFADJ to AGND with $4.7\mu F$ and $0.1\mu F$, respectively.

Fine adjustments can be made to the internal reference voltage by sinking or sourcing current at REFADJ. The input impedance of REFADJ is nominally $5k\Omega$. The internal reference voltage is adjustable to $\pm 1.5\%$ with the circuit of Figure 7.




Figure 7. MAX1165/MAX1166 Reference Adjust Circuit

External Reference

An external reference can be placed at either the input (REFADJ) or the output (REF) of the MAX1165/MAX1166s' internal buffer amplifier. When connecting an

10 ______ /I/XI/M

external reference to REFADJ, the input impedance is typically $5k\Omega$. Using the buffered REFADJ input makes buffering the external reference unnecessary; however, the internal buffer output must be bypassed at REF with a $1\mu F$ capacitor.

Connect REFADJ to AV_{DD} to disable the internal buffer. Directly drive REF using an external reference. During conversion the external reference must be able to drive 100 μ A of DC load current and have an output impedance of 10 Ω or less. REFADJ's impedance is typically 5 μ C. The DC input impedance of REF is a minimum 40 μ C.

For optimal performance, buffer the reference through an op amp and bypass REF with a $1\mu F$ capacitor. Consider the MAX1165/MAX1166s' equivalent input noise ($38\mu V_{RMS}$) when choosing a reference.

Reading a Conversion Result

EOC is provided to flag the microprocessor when a conversion is complete. The falling edge of EOC signals that the data is valid and ready to be output to the bus.

D0–D15 are the parallel outputs of the MAX1165/MAX1166. These three-state outputs allow for direct connection to a microcontroller I/O bus. The outputs remain high-impedance during acquisition and conversion. Data is loaded onto the bus with the third falling edge of \overline{CS} with R/ \overline{C} high after t_{DO}. Bringing \overline{CS} high forces the output bus back to high impedance. The MAX1165/MAX1166 then wait for the next falling edge of \overline{CS} to start the next conversion cycle (Figure 2).

The MAX1165 loads the conversion result onto a 16-bit wide data bus while the MAX1166 has a byte-wide output format. HBEN toggles the output between the most/least significant byte. The least significant byte is loaded onto the output bus when HBEN is low and the most significant byte is on the bus when HBEN is high (Figure 2).

RESET

Toggle RESET with $\overline{\text{CS}}$ high. The next falling edge of $\overline{\text{CS}}$ begins acquisition. This reset is an alternative to the dummy conversion explained in the *Starting a Conversion* section

Transfer Function

Figure 8 shows the MAX1165/MAX1166 output transfer function. The output is coded in standard binary.

Input Buffer

Most applications require an input buffer amplifier to achieve 16-bit accuracy. If the input signal is multi-




Figure 8. MAX1165/MAX1166 Transfer Function

plexed, the input channel should be switched immediately after acquisition, rather than near the end of or after a conversion. This allows more time for the input buffer amplifier to respond to a large step change in input signal. The input amplifier must have a high enough slew rate to complete the required output voltage change before the beginning of the acquisition time. At the beginning of acquisition, the internal sampling capacitor array connects to AIN (the amplifier output), causing some output disturbance. Ensure that the sampled voltage has settled to within the required limits before the end of the acquisition time. If the frequency of interest is low, AIN can be bypassed with a large enough capacitor to charge the internal sampling capacitor with very little ripple. However, for AC use, AIN must be driven by a wideband buffer (at least 10MHz), which must be stable with the ADC's capacitive load (in parallel with any AIN bypass capacitor used) and also settle quickly. An example of this circuit using the MAX4434 is given in Figure 9.




Figure 9. MAX1165/MAX1166 Fast Settling Input Buffer

Layout, Grounding, and Bypassing

For best performance, use printed circuit boards. Do not run analog and digital lines parallel to each other, and do not lay out digital signal paths underneath the ADC package. Use separate analog and digital ground planes with only one point connecting the two ground systems (analog and digital) as close to the device as possible.

Route digital signals far away from sensitive analog and reference inputs. If digital lines must cross analog lines, do so at right angles to minimize coupling digital noise onto the analog lines. If the analog and digital sections share the same supply, then isolate the digital and analog supply by connecting them with a low-value (10Ω) resistor or ferrite bead.

The ADC is sensitive to high-frequency noise on the AV_{DD} supply. Bypass AV_{DD} to AGND with a $0.1\mu F$ capacitor in parallel with a $1\mu F$ to $10\mu F$ low-ESR capacitor with the smallest capacitor closest to the device. Keep capacitor leads short to minimize stray inductance.

Definitions

Integral Nonlinearity

Integral nonlinearity (INL) is the deviation of the values on an actual transfer function from a straight line. This straight line can be either a best-straight-line fit or a line drawn between the end points of the transfer function, once offset and gain errors have been nullified. The static linearity parameters for the MAX1165/MAX1166 are measured using the end-point method.

Differential Nonlinearity

Differential nonlinearity (DNL) is the difference between an actual step width and the ideal value of 1 LSB. A DNL error specification of ± 1 LSB guarantees no missing codes and a monotonic transfer function.

Aperture Jitter and Delay

Aperture jitter is the sample-to-sample variation in the time between samples. Aperture delay is the time between the rising edge of the sampling clock and the instant when the actual sample is taken.

Signal-to-Noise Ratio

For a waveform perfectly reconstructed from digital samples, signal-to-noise ratio (SNR) is the ratio of the full-scale analog input (RMS value) to the RMS quantization error (residual error). The ideal, theoretical minimum analog-to-digital noise is caused by quantization

noise error only and results directly from the ADC's resolution (N bits):

$$SNR = (6.02 \times N + 1.76)dB$$

where N = 16 bits.

In reality, there are other noise sources besides quantization noise: thermal noise, reference noise, clock jitter, etc. SNR is computed by taking the ratio of the RMS signal to the RMS noise, which includes all spectral components minus the fundamental, the first five harmonics, and the DC offset.

Signal-to-Noise Plus Distortion

Signal-to-noise plus distortion (SINAD) is the ratio of the fundamental input frequency's RMS amplitude to the RMS equivalent of all the other ADC output signals:

SINAD (dB) =
$$20 \times log \left[\frac{Signal_{RMS}}{(Noise + Distortion)_{RMS}} \right]$$

Effective Number of Bits

Effective number of bits (ENOB) indicates the global accuracy of an ADC at a specific input frequency and sampling rate. An ideal ADC's error consists of quantization noise only. With an input range equal to the full-scale range of the ADC, calculate the effective number of bits as follows:

$$ENOB = \frac{SINAD - 1.76}{6.02}$$

Total Harmonic Distortion

Total harmonic distortion (THD) is the ratio of the RMS sum of the first five harmonics of the input signal to the fundamental itself. This is expressed as:


THD =
$$20 \times log \left[\frac{\left(\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2} \right)}{V_1} \right]$$

where V_1 is the fundamental amplitude and V_2 through V_5 are the 2nd- through 5th-order harmonics.

Spurious-Free Dynamic Range

Spurious-free dynamic range (SFDR) is the ratio of the RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next largest frequency component.

Functional Diagram



_Ordering Information (continued)


PART	TEMP RANGE	PIN- PACKAGE	INL
MAX1166ACUP	0°C to +70°C	20 TSSOP	±2
MAX1166BCUP	0°C to +70°C	20 TSSOP	±2
MAX1166CCUP	0°C to +70°C	20 TSSOP	±4
MAX1166AEUP	-40°C to +85°C	20 TSSOP	±2.5
MAX1166BEUP	-40°C to +85°C	20 TSSOP	±2.5
MAX1166CEUP	-40°C to +85°C	20 TSSOP	±4

Chip Information

TRANSISTOR COUNT: 15,140

PROCESS: BICMOS

Pin Configurations



Package Information

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.

	PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
	28 TSSOP	U28-1	21-0066
I	20 TSSOP	U20-2	21-0066

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	7/02	Initial release	_
1	2/07	Modified specifications due to inclusion of reference buffer	1–4, 13, 15
2	8/08	Modified specifications for GBD at -40°C	1, 2, 3, 13

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated:

MAX1165ACUI MAX1165AEUI MAX1166ACUP MAX1166ACUP-T MAX1166AEUP MAX1166AEUP-T MAX1165ACUI-T MAX1165AEUI-T