

## **General Description**

The MAX260/MAX261/MAX262 CMOS dual second-order universal switched-capacitor active filters allow microprocessor control of precise filter functions. No external components are required for a variety of bandpass, lowpass, highpass, notch, and allpass configurations. Each device contains two second-order filter sections that place center frequency, Q, and filter operating mode under programmed control.

An input clock, along with a 6-bit f<sub>0</sub> program input, determine the filter's center or corner frequency without affecting other filter parameters. The filter Q is also programmed independently. Separate clock inputs for each filter section operate with either a crystal, RC network, or external clock generator.

The MAX260 has offset and DC specifications superior to the MAX261 and MAX262 and a center frequency (f<sub>0</sub>) range of 7.5kHz. The MAX261 handles center frequencies to 57kHz, while the MAX262 extends the center frequency range to 140kHz by employing lower clock-to-f<sub>0</sub> ratios. All devices are available in 24-pin DIP and small outline packages in commercial, extended, and military temperature ranges.


## **Applications**

μP-Tuned Filters
Anti-Aliasing Filters
Digital Signal Processing
Adaptive Filters

Phase-Locked Loops

Signal Analysis

### **Functional Diagram**



## \_\_\_\_\_Features

- ♦ Filter Design Software Available
- ♦ Microprocessor Interface
- ♦ 64-Step Center Frequency Control
- ♦ 128-Step Q Control
- ♦ Independent Q and f<sub>0</sub> Programming
- ♦ Guaranteed Clock to f<sub>0</sub> Ratio-1% (A grade)
- ♦ 75kHz f<sub>0</sub> Range (MAX262)
- ♦ Single +5V and ±5V Operation


## **Ordering Information**

PART	TEMP RANGE	PACKAGE	ACCURACY
MAX260ACNG	0°C to +70°C	Plastic DIP	1%
MAX260BCNG	0°C to +70°C	Plastic DIP	2%
MAX260AENG	-40°C to +85°C	Plastic DIP	1%
MAX260BENG	-40°C to +85°C	Plastic DIP	2%
MAX260ACWG	0°C to +70°C	Wide SO	1%
MAX260BCWG	0°C to +70°C	Wide SO	2%
MAX260AMRG	-55°C to +125°C	CERDIP	1%
MAX260BMRG	-55°C to +125°C	CERDIP	2%

<sup>\*</sup>All devices—24-pin packages 0.3in-wide packages

Ordering Information continued at end of data sheet.

## Pin Configurations



NIXIN

Maxim Integrated Products 1

1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

#### **ABSOLUTE MAXIMUM RATINGS**

Total Supply Voltage (V+ to V-)	15V
Input Voltage, any pin(V 0.3V) to (V+	+ 0.3V)
Input Current, any pin	.±50mA
Power Dissipation	
Plastic DIP (derate 8.33mW/°C above 70°C)	.660mW
CERDIP (derate 12.5mW/°C above 70°C)	1000mW
Wide SO (derate 11.8mW/°C above 70°C)	

Operating Temperature Ranges	
MAX260/MAX261/MAX262XCXG	0°C to +70°C
MAX260/MAX261/MAX262XEXG .	40°C to +85°C
MAX260/MAX261/MAX262XMXG	55°C to +125°C
Storage Temperature Range	65°C to +160°C
Lead Temperature (Soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

 $(V^+ = +5V, V^- = -5V, CLK_A = CLK_B = \pm 5V 350kHz$  for the MAX260 and 1.5MHz for the MAX261/MAX262,  $f_{CLK}/f_0 = 199.49$  for MAX260/MAX261 and 139.80 for MAX262, Filter Mode 1,  $T_A = +25^{\circ}C$ , unless otherwise noted.)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS		
f <sub>0</sub> Center Frequency Range				9	See Table	1		
Maximum Clock Frequency				S	See Table	1		
			MAX260A		±0.2	±1.0		
faculta Datio Error (Noto 1)	T. T to	T	MAX260B		±0.2	±2.0	%	
f <sub>CLK</sub> /f <sub>0</sub> Ratio Error (Note 1)	$T_A = T_{MIN}$ to	IMAX	MAX261/MAX262A		±0.2	±1.0	76	
			MAX261/MAX262B		±0.2	±2.0		
f <sub>0</sub> Temperature Coefficient					-5		ppm/°C	
		Q = 8	MAX260A		±1	±6		
		Q = 8	MAX260B		±1	±10		
		Q = 32	MAX260A		±2	±10	%	
	TA = TMIN to	Q = 32	MAX260B		±2	±15		
		Q = 64	MAX260A		±4	±20		
Q Accuracy (deviation from ideal		Q = 64	MAX260B		±4	±25		
continuous filter) (Note 2)		Q = 8	MAX261/MAX262A		±1	±6		
		Q = 8	MAX261/MAX262B		±1	±10		
		Q = 32	MAX261/MAX262A		±2	±10		
		Q = 32	MAX261/MAX262B		±2	±15		
		Q = 64	MAX261/MAX262A		±4	±20		
		Q = 64	MAX261/MAX262B		±4	±25		
Q Temperature Coefficient					±20		ppm/°C	
DC Lowpass Gain Accuracy			MAX260		±0.1	±0.3	ID.	
			MAX261/MAX262		±0.1	±0.5	dB	
		20)	MAX260		-5			
Gain Temperature Coefficient	Lowpass (at I	,	MAX261/MAX262		-5		ppm/°C	
	Bandpass (at f <sub>0</sub> )		MAX260/MAX261/MAX262		+20		1	

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V^+=+5V,\ V^-=-5V,\ CLK_A=CLK_B=\pm5V\ 350kHz$  for the MAX260 and 1.5MHz for the MAX261/MAX262,  $f_{CLK}/f_0=199.49$  for MAX260/MAX261 and 139.80 for MAX262, Filter Mode 1,  $T_A=+25^{\circ}C$ , unless otherwise noted.)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
		MAX260A		±0.05	±0.25	
		MAX260B		±0.15	±0.45	1
	$T_A = T_{MIN}$ to $T_{MAX}$ , $Q = 4$	MAX261A		±0.40	±1.00	
	Mode 1	MAX261B		±0.80	±1.60	
		MAX262A		±0.40	±1.20	
Offset Voltage At Filter		MAX262B		±0.80	±1.60	.,
Outputs—LP, BP, HP (Note 3)		MAX260A		±0.075	±0.30	V
		MAX260B		±0.075	±0.50	
	Mada 2	MAX261A		±0.50	±1.10	
	Mode 3	MAX261B		±0.90	±1.60	
		MAX262A		±0.50	±1.30	
		MAX262B		±0.90	±1.60	
Offset Voltage Temperature Coefficient	f <sub>CLK</sub> /f <sub>0</sub> = 100.53, Q = 4 T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>		±0.75		mV/°C	
Clock Feedthrough			±4		mV	
Crosstalk				-70		dB
	Q = 1, 2nd-Order, LP/BP	See Ty	p. Oper.	Char.		
Wideband Noise	4th-Order LP (Figure 26)		90		μV <sub>RMS</sub>	
	4th-Order BP (Figure 24) (No		100			
Harmonic Distortion at fo	$Q = 4$ , $V_{IN} = 1.5V_{P-P}$			-67		dB
Supply Voltage Range	$T_A = T_{MIN}$ to $T_{MAX}$		±2.37	±5	±6.3	V
		MAX260		15	20	
Power Supply Current (Note 5)	TA = T <sub>MIN</sub> to T <sub>MAX</sub> CMOS Level Logic Inputs	MAX261		16	20	mA
	OWOO Level Logic Inputs	MAX262		16	20	
Shutdown Supply Current	Q0 <sub>A</sub> - Q6 <sub>A</sub> = all 0, CMOS Level Logic Inputs (N		1.5		mA	
INTERNAL AMPLIFIERS						
Output Signal Swing	$T_A = T_{MIN}$ to $T_{MAX}$ , $10k\Omega$ loa		±4.75		V	
Output Signal Circuit Current Source				50		mΛ
Output Signal Circuit Current	Sink			2		mA
Power Supply Rejection Ratio	0Hz to 10kHz		-70		dB	
Gain Bandwidth Product				2.5		MHz
Slew Rate				6		V/µs



## ELECTRICAL CHARACTERISTICS (for $V \pm = \pm 2.5V \pm 5\%$ )

(V+ = +2.37V, V- = -2.37V, CLK<sub>A</sub> = CLK<sub>B</sub> =  $\pm 2.5$ V 250kHz for the MAX260 and 1MHz for the MAX261/MAX262, f<sub>CLK</sub>/f<sub>0</sub> = 199.49 for MAX260/MAX261 and 139.80 for MAX262, Filter Mode 1, T<sub>A</sub> =  $\pm 25$ °C, unless otherwise noted.)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
f <sub>0</sub> Center Frequency Range				(Note 7)		
Maximum Clock Frequency				(Note 7)		
f <sub>CLK</sub> /f <sub>0</sub> Ratio Error	Q = 8	MAX26XA		±0.1	1	%
(Notes 1, 8)	Q = 0	MAX26XB		±0.1	2	70
	Q = 8	MAX260A		±2	±6	
	$f_{CLK}/f_0 = 199.49$	MAX260B		±2	±10	%
Q Accuracy (deviation from ideal	$f_{CLK}/f_0 = 199.49$	MAX261A		±2	±6	
continuous filter) (Notes 2, 8)		MAX261B		±2	±10	
(140103 2, 0)	· · · · · · · · · · · · · · · · · · ·	MAX262A		±2	±6	
	$f_{CLK}/f_0 = 139.80$	MAX262B		±2	±10	
Output Signal Swing	All Outputs (Note 6)			±2		V
Power Supply Current	CMOS Level Logic Inputs (Note 5)			7	•	mA
Shutdown Current	CMOS Level Logic Inp	CMOS Level Logic Inputs (Note 5)				mA

- Note 1: f<sub>CLK</sub>/f<sub>0</sub> accuracy is tested at 199.49 on the MAX260/MAX261, and at 139.8 on the MAX262.
- Note 2: Q accuracy tested at Q = 8, 32, and 64. Q of 32 and 64 tested at 1/2 stated clock frequency.
- Note 3: The offset voltage is specified for the entire filter. Offset is virtually independent of Q and f<sub>CLK</sub>/f<sub>0</sub> ratio setting. The test clock frequency for mode 3 is 175kHz for the MAX260 and 750kHz for the MAX261/MAX262.
- Note 4: Output noise is measured with an RC output smoothing filter at 4 x fo to remove clock feedthrough.
- Note 5: TTL logic levels are: HIGH = 2.4V, LOW = 0.8V. CMOS logic levels are: HIGH = 5V, LOW = 0V. Power supply current is typically 4mA higher with TTL logic and clock input levels.
- Note 6: On the MAX260 only, the HP output signal swing is typically 0.75V less than the LP or BP outputs.
- Note 7: At ±2.5V supplies, the fo range and maximum clock frequency are typically 75% of values listed in Table 1.
- Note 8: f<sub>CLK</sub>/f<sub>0</sub> and Q accuracy are a function of the accuracy of internal capacitor ratios. No increase in error is expected at ±2.5V as compared to ±5V; however, these parameters are only tested to the extent indicated by the MIN or MAX limits.

### **INTERFACE SPECIFICATIONS (Note 9)**

 $(V^+ = +5V, V^+ = -5V, T_A = +25^{\circ}C, unless otherwise noted.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
WR Pulse Width	twR		250	150		ns
Address Setup	tas		25			ns
Address Hold	t <sub>AH</sub>		0			ns
Data Setup	tDS		100	50		ns
Data Hold	tDH		10	0		ns
Logic Input High	VIH	WR, D0, D1, A0-A3, CLK <sub>A</sub> , CLK <sub>B</sub> T <sub>A</sub> =T <sub>MIN</sub> to T <sub>MAX</sub>	2.4			V
Logic Input Low	VIL	WR, D0, D1, A0-A3, CLK <sub>A</sub> , CLK <sub>B</sub> T <sub>A</sub> =T <sub>MIN</sub> to T <sub>MAX</sub>			0.8	V
Input Leakage Current	I <sub>IN</sub>	WR, D0, D1, A0–A3, CLK <sub>B</sub> CLK <sub>A</sub> TA =TMIN to TMAX		6	10 60	μА
Input Capacitance	CIN	WR, D0, D1, A0–A3, CLK <sub>A</sub> , CLK <sub>B</sub>			15	рF

Note 9: Interface timing specifications are guaranteed by design and are not subject to test.


## **Pin Description**


PIN					
MAX260	MAX261/ MAX262	NAME	FUNCTION		
9	9	V <sup>+</sup>	Positive supply voltage		
17	16	V	Negative supply voltage		
18	17	GND	Analog Ground. Connect to the system ground for dual supply operation or mid-supply for single supply operation. GND should be well bypassed in single supply applications.		
11	11	CLKA	Input to the oscillator and clock input to section A. This clock is internally divided by 2.		
12	12	CLKB	Clock input to filter B. This clock is internally divided by 2.		
8	8	CLK OUT	Clock output for crystal and R-C oscillator operation		
19	18	OSC OUT	Connects to crystal or R-C for self-clocked operation		


PIN					
MAX260	MAX261/ MAX262	NAME	FUNCTION		
5, 23	5, 23	INA, INB	Filter inputs		
1, 21	1, 21	BPA, BPB	Bandpass outputs		
24, 22	24, 22	LP <sub>A</sub> , LP <sub>B</sub>	Lowpass outputs		
3, 14	3, 20	HPA, HPB	Highpass/notch/allpass outputs		
16	15	WR	Write enable input		
15, 13, 10, 7	14, 13, 10, 7	A0, A1, A2, A3	Address inputs for f <sub>0</sub> and Q input data locations		
20, 6	19, 6	D0, D1	Data inputs for f <sub>0</sub> and Q programming		
	2	OP OUT	Output of uncommitted op amp on MAX261/ MAX262 only. Pin 2 is a noconnect on the MAX260.		
	4	OP IN	Inverting input of uncommitted op amp on MAX261/MAX262 only (noninverting input is internally connected to ground). Pin 4 is a noconnect on the MAX260.		

## **Typical Operating Characteristics**


 $(T_A = +25$ °C, unless otherwise noted.)









Q ERROR vs. CLOCK FREQUENCY MAX261/MAX262







#### Wideband RMS Noise (db ref. to 2.47V<sub>RMS</sub>, 7V<sub>P-P</sub>) ±5V Supplies

	MODE		Q = 1			Q = 8			Q = 64			
	WODE	LP	BP	HP/AP/N	LP	BP	HP/AP/N	LP	BP	HP/AP/N		
2 4	1	-84	-90	-84	-80	-82	-85	-72	-73	-85		
(26 <sup>-</sup>	2	-88	-90	-88	-84	-82	-84	-77	-73	-76		
MAX261/ MAX262	3	-84	-90	-88	-80	-82	-82	-73	-73	-74		
	4	-83	-89	-84	-79	-81	-85	-71	-73	-85		
0	1	-87	-89	-86	-81	-81	-86	-73	-73	-86		
(26)	2	-89	-88	-85	-83	-80	-82	-75	-72	-74		
MAX260	3	-87	-88	-85	-80	-82	-80	-71	-72	-72		
_	4	-87	-88	-86	-81	-81	-86	-71	-72	-86		

# Noise Spectral Distribution

(MAX261,  $f_{CLK} = 1MHz$ , dB ref. to 2.47 $V_{RMS}$ ,  $7V_{P-P}$ )

MEASUREMENT BANDWIDTH	Q = 1	Q = 8	Q = 64
Wideband	-84	-80	-72
3kHz	-87	-87	-86
C Message Weighted	-93	-93	-93

Note 1: f<sub>CLK</sub> = 1MHz for MAX261/MAX262, f<sub>CLK</sub> = 350kHz for MAX260

**Note 2:**  $f_{CLK}/f_0$  ratio programmed at N = 63 (see Table 2)

Note 3: Clock feedthrough is removed with an RC lowpass ar 4f<sub>0</sub>, ie., R =  $3.9k\Omega$ , C = 2000pF for MAX261.




Figure 1. Filter Block Diagram (One Second-Order Section)

### Introduction

Each MAX260/MAX261/MAX262 contains two second-order switched-capacitor active filters. Figure 1 shows the filter's state variable topology, employed with two cascaded integrators and one summing amplifier. The MAX261 and MAX262 also contain an uncommitted amplifier. On-chip switches and capacitors provide feedback to-control each filter section's fo and Q. Internal capacitor ratios are primarily responsible for the accuracy of these parameters. Although these switched-capacitor networks (SCN) are in fact sampled systems, their behavior very closely matches that of continuous filters, such as RC active filters. The ratio of the clock frequency to the filter center frequency (fCLK/fo) is kept large so that ideal second-order state-variable response is maintained.

The MAX262 uses a lower range of sampling (f<sub>CLK</sub>/f<sub>0</sub>) ratios than the MAX260 or MAX261 to allow higher operating f<sub>0</sub> frequencies and signal bandwidths. These reduced sample rates result in somewhat more deviation from ideal continuous filter parameters than with the MAX260/MAX261. However, these differences can be compensated using Figure 20 (see *Application Hints*) or Maxim's filter design software.

The MAX260 employs auto-zero circuitry not included in the MAX261 or MAX262. This provides improved DC characteristics, and improved low-frequency performance at the expense of high-end f<sub>0</sub> and signal bandwidth. The N/HP/AP outputs of the MAX260 are internally sample-and-held as a result of its auto-zero operation. Signal swing at this output is somewhat reduced as a result (MAX260 only). See Table 1 for bandwidth comparisons of the three filters.

Maxim also provides design programs that aid in converting filter response specifications into the  $f_0$  and Q program codes used by the MAX260 series devices. This software also precompensates  $f_0$  and Q when low sample rates are used.

It is important to note that, in all MAX260 series filters, the filter's internal sample rate is one half the input clock rate (CLKA or CLKB) due to an internal division by two. All clock-related data, tables, and other discussions in this data sheet refer to the frequency at the CLKA or CLKB input, i.e., twice the internal sample rate, unless specifically stated otherwise.

### **Quick Look Design Procedure**

The MAX260, MAX261, and MAX262, with Maxim's filter design software, greatly simplify the design procedures for many active filters. Most designs can be realized using a three-step process described in this section. If the design software is not used, or if the filter complexity is beyond the scope of this section, refer to the remainder of this data sheet for more detailed applications and design information.






Figure 2. Basic Program and Hardware Connections to Parallel Printer Port for "Quick Look" Using a PC

#### Step 1—Filter Design

Start with the program "PZ" to determine what type of filter is needed. This helps determine the type (Butterworth, Chebyshev, etc.) and the number of poles for the optimum choice. The program also plots the fre-

quency response and calculates the pole/zero (f<sub>0</sub>) and Q values for each second-order section. Each MAX260/MAX261/MAX262 contains two second-order sections, and devices can be cascaded for higher order filters.

# Step 2—Generate Programming Coefficients

Starting with the  $f_0$  and Q values obtained in Step 1, use the program "MPP" to generate the digital coefficients that program each second-order section's  $f_0$  and Q. The program displays values for "N" ("N =  $_{\rm T}$  for  $f_0$ " and "N =  $_{\rm T}$  for Q"). N is the decimal equivalent of the binary code that sets the filter section's  $f_0$  or Q. These are the same "N"s that are listed in Tables 2 and 3.

An input clock frequency and filter mode must also be selected in this step; however, if a specific-clock rate is not selected, "GEN" picks one. With regard to mode selection, mode 1 is the most convenient choice for most bandpass and lowpass filters. Exceptions are elliptic bandpass and lowpass filters, which require mode 3. Highpass filters also use mode 3, while allpass filters use mode 4. For further information regarding these filter modes, see the *Filter Operating Modes* section.

#### Step 3—Loading the Filter

When the N values for the fo and Q of each secondorder filter section are determined, the filter can then be programmed and operated. What follows is a convenient method of programming the filter and evaluating a design if a PC is available.

A short BASIC program loads data into the MAX260/MAX261/MAX262 through the PC's parallel printer port. The program asks for the filter mode, as well as the N values for the f<sub>0</sub> and Q of each section. These coefficients are then loaded into the filter in the form of ASCII characters. This program can be used with or without Maxim's other filter design software. The program and the appropriate hardware connections for a Centronicstype printer port are shown in Figure 2.

## Filter Design Software

Maxim provides software programs to help speed the transition from frequency response design requirements to working hardware. A series of programs are available, including:

**Program PZ.** Given the requirements, such as center frequency, Q, passband ripple, and stopband attenuation, PZ calculates the pole frequencies, Q's, zeros, and the number of stages needed.

**Program MPP.** For programmed filters, MPP computes the input codes to use and describes the expected performance of the design.

**Program FR.** When a design of one or more stages is completed, FR checks the final cascaded assembly. The output frequency response can be compared with that expected from PZ.

**Program PR.BAS** Allows a MAX260/MAX261/MAX262 to be programmed through a personal computer. The mode, f<sub>0</sub>, and Q of each section are typed in, and the proper codes are sent to the filter through the computer's parallel printer port. This program is also provided in Figure 2.

Other design programs are also included for use with other Maxim filter products.

### **Other Filter Products**

Maxim has developed a number of other filter products in addition to the MAX260, MAX261, and MAX262.

**PIN-PROGRAMMABLE ACTIVE FILTERS**—A dual second-order universal filter that needs no external components. A microprocessor interface is not required.

**MAX263** 0.4Hz to 30kHz f<sub>0</sub> range **MAX264** 1Hz to 75kHz f<sub>0</sub> range

### RESISTOR AND PIN-PROGRAMMABLE FILTERS—A

dual second-order universal filter where f<sub>0</sub> adjustment beyond pin-programmable resolution employs external resistors.

MAX265 0.4Hz to 30kHz fg range. Includes two uncommitted op amps.

**MAX266** 1Hz to 75kHz f<sub>0</sub> range. Includes two uncommitted op amps.

MF10 Industry Standard, Resistor Programmed Only

**PIN-PROGRAMMABLE BANDPASS FILTERS**—A dual second-order bandpass that needs no external components. A microprocessor interface is not required.

**MAX267** 0.4Hz to 30kHz f<sub>0</sub> range **MAX268** 1Hz to 75kHz f<sub>0</sub> range

**PROGRAMMABLE ANTI-ALIAS FILTER**—A programmable dual second-order continuous (not switched) lowpass filter. No clock noise is generated. Designed for use as an anti-alias filter in front of, or as a smoothing filter following, any sampled filter or system.

MAX270 1kHz to 25kHz Cutoff Frequency Range

**5th-ORDER LOW PASS FILTER**—Features zero offset and drift errors for designs requiring high DC accuracy.

MAX280, LT1062 0.1Hz to 20kHz Cutoff Frequency Range



**Table 1. Typical Clock and Center Frequency Limits** 

PART	Q	MODE	fCLK	f <sub>0</sub>
	1	1	1Hz-400kHz	0.01Hz-4.0kHz
	1	2	1Hz-425kHz	0.01Hz-6.0kHz
	1	3	1Hz-500kHz	0.01Hz-5.0kHz
	1	4	1Hz-400kHz	0.01Hz-4.0kHz
	8	1	1Hz-500kHz	0.01Hz-5.0kHz
MAX260	8	2	1Hz-700kHz	0.01Hz-10.0kH
IVIAAZOU	8	3	1Hz-700kHz	0.01Hz-5.0kHz
	8	4	1Hz-600kHz	0.01Hz-4.0kHz
	64	1	1Hz-750kHz	0.01Hz-7.5kHz
	90	2	1Hz-500kHz	0.01Hz-7.0kHz
	64	3	1Hz-400kHz	0.01Hz-4.0kHz
	64	4	1Hz-750kHz	0.01Hz-7.5kHz
	1	1	40Hz-4.0MHz	0.4Hz-40kHz
	1	2	40Hz-4.0MHz	0.5Hz-57kHz
1447/004	1	3	40Hz-4.0MHz	0.4Hz-40kHz
MAX261	1	4	40Hz-4.0MHz	0.4Hz-40kHz
	8	1	40Hz-2.7MHz	0.4Hz-27kHz
	8	2	40Hz-2.1MHz	0.5Hz-30kHz

PART	Q	MODE	fCLK	f <sub>0</sub>
	8	3	40Hz-1.7MHz	0.4Hz-17kHz
	8	4	40Hz-2.7MHz	0.4Hz-27kHz
MANOCA	64	1	40Hz-2.0MHz	0.4Hz-20kHz
MAX261	90	2	40Hz-1.2MHz	0.4Hz-18kHz
	64	3	40Hz-1.2MHz	0.4Hz-12kHz
	64	4	40Hz-2.0MHz	0.4Hz-20kHz
	1	1	40Hz-4.0MHz	1.0Hz-100kHz
	1	2	40Hz-4.0MHz	1.4Hz-140kHz
	1	3	40Hz-4.0MHz	1.0Hz-100kHz
	1	4	40Hz-4.0MHz	1.0Hz-100kHz
	8	1	40Hz-2.5MHz	1.0Hz-60kHz
MAX262	6	2	40Hz-1.4MHz	1.4Hz-50kHz
IVIAA202	8	3	40Hz-1.4MHz	1.0Hz-35kHz
	8	4	40Hz-2.5MHz	1.0Hz-60kHz
	64	1	40Hz-1.5MHz	1.0Hz-37kHz
	90	2	40Hz-0.9MHz	1.4Hz-32kHz
	64	3	40Hz-0.9MHz	1.0Hz-22kHz
	64	4	40Hz-1.5MHz	1.0Hz-37kHz




Figure 3. MAX260/MAX261/MAX262 Block Diagram

0 \_\_\_\_\_\_ **NAXIM** 

Table 2. fclk/f0 Program Selection Table

MAX260/N		fo RATIO MAX	262			PRO	GRAM (	CODE		
MODES 1,3,4	MODE 2	MODES 1,3,4	MODE 2	N	F5	F4	F3	F2	F1	F0
100.53	71.09	40.84	28.88	0	0	0	0	0	0	0
102.10	72.20	42.41	29.99	1	0	0	0	0	0	1
103.67	73.31	43.98	31.10	2	0	0	0	0	1	0
105.24	74.42	45.55	32.21	3	0	0	0	0	1	1
106.81	75.53	47.12	33.32	4	0	0	0	1	0	0
108.38	76.64	48.69	34.43	5	0	0	0	1	0	1
109.96	77.75	50.27	35.54	6	0	0	0	1	1	0
111.53	78.86	51.84	36.65	7	0	0	0	1	1	1
113.10	79.97	53.41	37.76	8	0	0	1	0	0	0
114.67	81.08	54.98	38.87	9	0	0	1	0	0	1
116.24	82.19	56.55	39.99	10	0	0	1	0	1	0
117.81	83.30	58.12	41.10	11	0	0	1	0	1	1
119.38	84.42	59.69	42.21	12	0	0	1	1	0	0
120.95	85.53	61.26	43.32	13	0	0	1	1	0	1
122.52	86.64	62.83	44.43	14	0	0	1	1	1	0
124.09	87.75	64.40	45.54	15	0	0	1	1	1	1
125.66	88.86	65.97	46.65	16	0	1	0	0	0	0
127.23	89.97	67.54	47.76	17	0	1	0	0	0	1
128.81	91.80	69.12	48.87	18	0	1	0	0	1	0
130.38	92.19	70.69	49.98	19	0	1	0	0	1	1
131.95	93.30	72.26	51.10	20	0	1	0	1	0	0
133.52	94.41	73.83	52.20	21	0	1	0	1	0	1
135.08	95.52	75.40	53.31	22	0	1	0	1	1	0
136.66	96.63	76.97	54.43	23	0	1	0	1	1	1
138.23	97.74	78.53	55.54	24	0	1	1	0	0	0
139.80	98.86	80.11	56.65	25	0	1	1	0	0	1
141.37	99.97	81.68	57.76	26	0	1	1	0	1	0
142.94	101.08	83.25	58.87	27	0	1	1	0	1	1
14.4.51	102.89	84.82	59.98	28	0	1	1	1	0	0
146.08	103.30	86.39	61.09	29	0	1	1	1	0	1
147.65	104.41	87.96	62.20	30	0	1	1	1	1	0
149.23	105.52	89.54	63.31	31	0	1	1	1	1	1
150.80	106.63	91.11	64.42	32	1	0	0	0	0	0
152.37	107.74	92.68	65.53	33	1	0	0	0	0	1
153.98	108.85	94.25	66.64	34	1	0	0	0	1	0
155.51	109.96	95.82	67.75	35	1	0	0	0	1	1
157.08	111.07	97.39	68.86	36	1	0	0	1	0	0
158.65	112.18	98.96	69.98	37	1	0	0	1	0	1
160.22	113.29	100.53	71.09	38	1	0	0	1	1	0
161.79	114.41	102.10	72.20	39	1	0	0	1	1	1
163.36	115.52	102.67	73.31	40	1	0	1	0	0	0
164.93	116.63	105.24	74.42	41	1	0	1	0	0	1
166.50	117.74	106.81	75.53	42	1	0	1	0	1	0
168.08	118.85	108.38	76.64	43	1	0	1	0	1	1
169.65	119.96	109.96	77.75	44	1	0	1	1	0	0
171.22	121.07	111.53	78.86	45	1	0	1	1	0	1
11 1.66	121.01	111.00	10.00	+0	_ '	J	_ '	<u>'</u>		

MIXIM

Table 2. fcLK/fo Program Selection Table (continued)

fCLK/f0 RATIO							00444	2005		
MAX260	/MAX261	MAX	262			PRO	GRAM C	ODE		
MODES 1,3,4	MODE 2	MODES 1,3,4	MODE 2	N	F5	F4	F3	F2	F1	F0
172.79	122.18	113.10	79.97	46	1	0	1	1	1	0
174.36	123.29	114.66	81.08	47	1	0	1	1	1	1
175.93	124.40	11624	82.19	48	1	1	0	0	0	0
177.50	125.51	117.81	83.30	49	1	1	0	0	0	1
179.07	126.62	119.38	84.41	50	1	1	0	0	1	0
180.64	127.73	120.95	85.53	51	1	1	0	0	1	1
182.21	128.84	122.52	86.64	52	1	1	0	1	0	0
183.78	129.96	124.09	87.75	53	1	1	0	1	0	1
185.35	131.07	125.66	88.86	54	1	1	0	1	1	0
186.92	132.18	127.23	89.97	55	1	1	0	1	1	1
188.49	133.29	128.81	91.08	56	1	1	1	0	0	0
190.07	134.40	130.38	92.19	57	1	1	1	0	0	1
191.64	135.51	131.95	93.30	58	1	1	1	0	1	0
193.21	136.62	133.52	94.41	59	1	1	1	0	1	1
194.78	137.73	135.09	95.52	60	1	1	1	1	0	0
196.35	138.84	136.66	96.63	61	1	1	1	1	0	1
197.92	139.95	138.23	97.74	62	1	1	1	1	1	0
199.49	141.06	139.80	98.85	63	1	1	1	1	1	1

**Note 1:** For the MAX260/MAX261,  $f_{CLK}/f_0 = (64 + N)\pi/2$  in modes 1, 3, and 4, where N varies from 0 to 63.

**Note 2:** For the MAX262,  $f_{CLK}/f_0 = (26 \text{ s N})\pi/2$  in modes 1, 3, and 4, where N varies 0 to 63.

**Note 3:** In mode 2, all  $f_{CLK}/f_0$  ratios are divided by  $\sqrt{2}$ . The functions are then:

MAX260/MAX261  $f_{CLK}/f_0 = 1.11072 (64 + N)$ , MAX262  $f_{CLK}/f_0 = 1.11072 (26 + N)$ 

## **Detailed Description**

#### to and Q Programming

Figure 3 shows a block diagram of the MAX260. Each second-order filter section has its own clock input and independent fo and Q control. The actual center frequency is a function of the filter's clock rate, 6-bit fo control word (see Table 2), and operating mode. The Q of each section is also set by a separate programmed input (see Table 3). This way, each half of a MAX260/ MAX261/MAX262 is tuned independently so that complex filter polynomials can be realized. Equations that convert program code numbers to fCLK/f0 and Q values are listed in the notes beneath Tables 2 and 3.

#### **Oscillator and Clock Inputs**

The clock circuitry of the MAX260/MAX261/MAX262 can operate with a crystal, resistor-capacitor (RC) network, or an external clock generator as shown in Figure 4. If an RC oscillator is used, the clock rate, folk, nominally equals 0.45/RC.

The duty cycle of the clock at CLKA and CLKB is unimportant because the input is internally divided by 2 to generate the sampling clock for each filter section. It is important to note that this internal division also halves the sample rate when considering aliasing and other sampled system phenomenon.

#### Microprocessor Interface

fo, Q, and mode-selection data are stored in internal program memory. The memory contents are updated by writing to addresses selected by A0-A3. D0, and D1 are the data inputs. A map of the memory locations is shown in Table 4. Data is stored in the selected address on the rising edge of WR. Address and data inputs are TTL and CMOS compatible when the filter is powered from ±5V. With other power supply voltages, CMOS logic levels should be used. Interface timing is shown in Figure 5. Note: Clock inputs CLKA and CLKB have no relation to the digital interface. They control the switched-capacitor filter sample rate only.

Some noise may be generated on the filter outputs by transitions at the logic inputs. If this is objectionable,

MIXIM

**Table 3. Q Program Selection Table** 

PROGRA	MMED Q			PRC	GRA	МС	DDE		
MODES 1,3,4	MODE 2	N	Q6	Q5	Q4	Q3	Q2	Q1	Q0
0.500*	0.707*	0*	0	0	0	0	0	0	0
0.504	0.713	1	0	0	0	0	0	0	1
0.508	0.718	2	0	0	0	0	0	1	0
0.512	0.724	3	0	0	0	0	0	1	1
0.516	0.730	4	0	0	0	0	1	0	0
0.520	0.736	5	0	0	0	0	1	0	1
0.525	0.742	6	0	0	0	0	1	1	0
0.529	0.748	7	0	0	0	0	1	1	1
0.533	0.754	8	0	0	0	1	0	0	0
0.538	0.761	9	0	0	0	1	0	0	1
0.542	0.767	10	0	0	0	1	0	1	0
0.547	0.774	11	0	0	0	1	0	1	1
0.552	0.780	12	0	0	0	1	1	0	0
0.556	0.787	13	0	0	0	1	1	0	1
0.561	0.794	14	0	0	0	1	1	1	0
0.566	0.801	15	0	0	0	1	1	1	1
0.571	0.808	16	0	0	1	0	0	0	0
0.577	0.815	17	0	0	1	0	0	0	1
0.582	0.823	18	0	0	1	0	0	1	0
0.587	0.830	19	0	0	1	0	0	1	1
0.593	0.838	20	0	0	1	0	1	0	0
0.598	0.646	21	0	0	1	0	1	0	1
0.604	0.854	22	0	0	1	0	1	1	0
0.609	0.862	23	0	0	1	0	1	1	1

PROGRA	MMED Q		PROGRAM CODE									
MODES 1,3,4	MODE 2	N	Q6	Q5	Q4	Q3	Q2	Q1	Q0			
0.615	0.870	24	0	0	1	1	0	0	0			
0.621	0.879	25	0	0	1	1	0	0	1			
0.627	0.887	26	0	0	1	1	0	1	0			
0.634	0.896	27	0	0	1	1	0	1	1			
0.640	0.905	28	0	0	1	1	1	0	0			
0.646	0.914	29	0	0	1	1	1	0	1			
0.653	0.924	30	0	0	1	1	1	1	0			
0.660	0.933	31	0	0	1	1	1	1	1			
0.667	0.943	32	0	1	0	0	0	0	0			
0.674	0.953	33	0	1	0	0	0	0	1			
0.681	0.963	34	0	1	0	0	0	1	0			
0.688	0.973	35	0	1	0	0	0	1	1			
0.696	0.984	36	0	1	0	0	1	0	0			
0.703	0.995	37	0	1	0	0	1	0	1			
0.711	1.01	38	0	1	0	0	1	1	0			
0.719	1.02	39	0	1	0	0	1	1	1			
0.727	1.03	40	0	1	0	1	0	0	0			
0.736	1.04	41	0	1	0	1	0	0	1			
0.744	1.05	42	0	1	0	1	0	1	0			
0.753	1.06	43	0	1	0	1	0	1	1			
0.762	1.08	44	0	1	0	1	1	0	0			
0.771	1.09	45	0	1	0	1	1	0	1			
0.780	1.10	46	0	1	0	1	1	1	0			
0.790	1.12	47	0	1	0	1	1	1	1			

**Note 4:** \* Writing all 0s into Q0A–Q6A on Filter A activates a low-power shutdown mode. BOTH filter sections are deactivated. Therefore, this Q value is only achievable in filter B.

Table 3. Q Program Selection Table (continued)

<b>PROGRA</b>	MMED Q	PROGRAM CODE							
MODES	MODE	N	Q6	Q5	Q4	Q3	Q2	Q1	Q0
1,3,4	2	IN	αo	GS	3	Q3	QZ	3	QU
0.800	1.13	48	0	1	1	0	0	0	0
0.810	1.15	49	0	1	1	0	0	0	1
0.821	1.16	50	0	1	1	0	0	1	0
0.831	1.18	51	0	1	1	0	0	1	1
0.842	1.19	52	0	1	1	0	1	0	0
0.853	1.21	53	0	1	1	0	1	0	1
0.865	1.22	54	0	1	1	0	1	1	0
0.877	1.24	55	0	1	1	0	1	1	1
0.889	1.26	56	0	1	1	1	0	0	0
0.901	1.27	57	0	1	1	1	0	0	1
0.914	1.29	58	0	1	1	1	0	1	0
0.928	1.31	59	0	1	1	1	0	1	1
0.941	1.33	60	0	1	1	1	1	0	0
0.955	1.35	61	0	1	1	1	1	0	1
0.969	1.37	62	0	1	1	1	1	1	0
0.985	1.39	63	0	1	1	1	1	1	1
1.00	1.41	64	1	0	0	0	0	0	0
1.02	1.44	65	1	0	0	0	0	0	1
1.03	1.46	66	1	0	0	0	0	1	0
1.05	1.48	67	1	0	0	0	0	1	1
1.07	1.51	68	1	0	0	0	1	0	0
1.08	1.53	69	1	0	0	0	1	0	1
1.10	1.56	70	1	0	0	0	1	1	0
1.12	1.59	71	1	0	0	0	1	1	1
1.14	1.62	72	1	0	0	1	0	0	0
1.16	1.65	73	1	0	0	1	0	0	1
1.19	1.68	74	1	0	0	1	0	1	0
1.21	1.71	75	1	0	0	1	0	1	1
1.23	1.74	76	1	0	0	1	1	0	0
1.25	1.77	77	1	0	0	1	1	0	1
1.28	1.81	78	1	0	0	1	1	1	0
1.31	1.85	79	1	0	0	1	1	1	1
1.33	1.89	80	1	0	1	0	0	0	0
1.36	1.93	81	1	0	1	0	0	0	1
1.39	1.97	82	1	0	1	0	0	1	0
1.42	2.01	83	1	0	1	0	0	1	1
1.45	2.06	84	1	0	1	0	1	0	0
1.49	2.10	85	1	0	1	0	1	0	1
1.52	2.16	86	1	0	1	0	1	1	0
1.56	2.21	87	1	0	1	0	1	1	1

PROGRA	MMED Q			PRO	GRA	м сс	DE		
MODES	MODE			0.5	-		-	-	-
1,3,4	2	N	Q6	Q5	Q4	Q3	Q2	Q1	Q0
1.60	2.26	88	1	0	1	1	0	0	0
1.64	2.32	89	1	0	1	1	0	0	1
1.68	2.40	90	1	0	1	1	0	1	0
1.73	2.45	91	1	0	1	1	0	1	1
1.78	2.51	92	1	0	1	1	1	0	0
1.83	2.59	93	1	0	1	1	1	0	1
1.88	2.66	94	1	0	1	1	1	1	0
1.94	2.74	95	1	0	1	1	1	1	1
2.00	2.83	96	1	1	0	0	0	0	0
2.06	2.92	97	1	1	0	0	0	0	1
2.13	3.02	98	1	1	0	0	0	1	0
2.21	3.12	99	1	1	0	0	0	1	1
2.29	3.23	100	1	1	0	0	1	0	0
2.37	3.35	101	1	1	0	0	1	0	1
2.46	3.48	102	1	1	0	0	1	1	0
2.56	3.62	103	1	1	0	0	1	1	1
2.67	3.77	104	1	1	0	1	0	0	0
2.78	3.96	105	1	1	0	1	0	0	1
2.91	4.11	106	1	1	0	1	0	1	0
3.05	4.31	107	1	1	0	1	0	1	1
3.20	4.53	108	1	1	0	1	1	0	0
3.37	4.76	109	1	1	0	1	1	0	1
3.56	5.03	110	1	1	0	1	1	1	0
3.76	5.32	111	1	1	0	1	1	1	1
4.00	5.66	112	1	1	1	0	0	0	0
4.27	6.03	113	1	1	1	0	0	0	1
4.57	6.46	114	1	1	1	0	0	1	0
4.92	6.96	115	1	1	1	0	0	1	1
5.33	7.54	116	1	1	1	0	1	0	0
5.82	8.23	117	1	1	1	0	1	0	1
6.40	9.05	118	1	1	1	0	1	1	0
7.11	10.1	119	1	1	1	0	1	1	1
8.00	11.3	120	1	1	1	1	0	0	0
9.14	12.9	121	1	1	1	1	0	0	1
10.7	15.1	122	1	1	1	1	0	1	0
12.8	18.1	123	1	1	1	1	0	1	1
16.0	22.6	124	1	1	1	1	1	0	0
21.3	30.2	125	1	1	1	1	1	0	1
32.0	45.3	126	1	1	1	1	1	1	0
64.0	90.5	127	1	1	1	1	1	1	1

**Notes** 5) In modes 1, 3, and 4: Q = 64 / (128 - N)

6) In mode 2, the listed Q values are those of mode 1 multiplied by  $\sqrt{2}$ . Then Q = 90.51 / (128 - N)

14 \_\_\_\_\_\_\_**/V**/**X**|/**V**|




Figure 4. Clock Input Connections

the digital lines should be buffered from the device by logic gates as shown in Figure 6.

#### Shutdown Mode

The MAX260/MAX261/MAX262 enters a shutdown/ standby mode when all zeroes are written to the Q addresses of filter A (Q0<sub>A</sub>–Q6<sub>A</sub>). When shut down, power consumption with ±5V supplies typically drops to 10mW. When reactivating the filter after shutdown, allow 2ms to return to full operation.

## Filter Operating Modes

There are several ways in which the summing amplifier and integrators in each MAX260/MAX261/MAX262 filter section can be configured. The four most versatile interconnections (modes) are selected by writing to

**Table 4. Program Address Locations** 

DATA	A BIT		ADD	RESS		LOCATION
D0	D1	А3	A2	A1	A0	LOCATION
FILTER	Α					
M0 <sub>A</sub>	M1 <sub>A</sub>	0	0	0	0	0
F0 <sub>A</sub>	F1 <sub>A</sub>	0	0	0	1	1
F2 <sub>A</sub>	F3 <sub>A</sub>	0	0	1	0	2
F4 <sub>A</sub>	F5 <sub>A</sub>	0	0	1	1	3
Q0 <sub>A</sub>	Q1 <sub>A</sub>	0	1	0	0	4
Q2 <sub>A</sub>	Q3 <sub>A</sub>	0	1	0	1	5
Q4 <sub>A</sub>	Q5 <sub>A</sub>	0	1	1	0	6
Q6 <sub>A</sub>		0	1	1	1	7
FILTER	В					
M0 <sub>B</sub>	M1 <sub>B</sub>	1	0	0	0	8
F0 <sub>B</sub>	F1 <sub>B</sub>	1	0	0	1	9
F2 <sub>B</sub>	F3 <sub>B</sub>	1	0	1	0	10
F4 <sub>B</sub>	F5 <sub>B</sub>	1	0	1	1	11
Q0 <sub>B</sub>	Q1 <sub>B</sub>	1	1	0	0	12
Q2 <sub>B</sub>	Q3 <sub>B</sub>	1	1	0	1	13
Q4 <sub>B</sub>	Q5 <sub>B</sub>	1	1	1	0	14
Q6 <sub>B</sub>		1	1	1	1	15

**Note:** Writing 0 into Q0A–Q6A (address locations 4–7) on filter A activates shutdown mode. BOTH filter sections deactivate.




Figure 5. Interface Timing

inputs M0 and M1 (see Tables 4 and 5). These modes use no external components. A fifth mode, 3A, makes use of an additional op amp (included in the MAX261 and MAX262) and external resistors, but uses the same internal configuration and is selected with the same programming code, as mode 3.




Figure 6. Buffering/Latching Logic Inputs

Figures 7 through 11 show symbolic representations of the MAX260 filter modes. Only one second-order section is shown in each case. The A and B sections of one MAX260/MAX261/MAX262 can be programmed for




Figure 7. Filter Mode 1: Second-Order Bandpass, Lowpass, and Notch

different modes if desired. The f<sub>0</sub>, f<sub>N</sub> (notch), Q, and various output gains in each case are shown in Table 5.

#### **Filter Mode Selection**

**MODE 1** (Figure 7) is useful when implementing allpole lowpass and bandpass filters such as Butterworth, Chebyshev, Basset, etc. It can also be used for notch filters, but only second-order notches because the relative pole and zero locations are fixed. Higher order notch filters require more latitude in  $f_0$  and  $1_N$ , which is why they are more easily implemented with mode 3A.

Table 5. Filter Modes for Second-Order Functions

MODE	M1, M0	FILTER FUNCTIONS	f <sub>0</sub>	Q	f <sub>N</sub>	H <sub>OLP</sub>	Новр	H <sub>ON1</sub> (f → 0)	H <sub>ON2</sub> (f → f <sub>CLK</sub> /4)	OTHER
1	0, 0	LP, BP, N			f <sub>0</sub>	-1	-Q	-1	-1	
2	0, 1	LP, BP, N			$f_0\sqrt{2}$	-0.5	-Q/√2	-0.5	-1	
3	1, 0	LP, BP, HP	E 2	В		-1	-Q			H <sub>OHP</sub> = -1
			SEE TABLE	SEE TABLE	$f_0 \sqrt{\frac{R_H}{R_L}}$	-1	-Q	$+\frac{R_{G}}{R_{L}}$	+ RG RH	H <sub>OHP</sub> = -1
4	1, 1	LP, BP, AP				-2	-2Q			$H_{OAP} = -1$ $f_Z = f_0, Q_Z = Q$

**Notes:**  $f_0 = Center Frequency$ 

 $f_N$  = Notch Frequency

HOLP = Lowpass Gain at DC

 $H_{OBP}$  = Bandpass Gain at  $f_0$ 

HOHP = Highpass Gain as f approaches fCLK/4

 $H_{ON1}$  = Notch Gain as f approaches DC

Hon2 = Notch Gain as f approaches fCLK/4

HOAP = Allpass Gain

 $f_Z$ ,  $Q_Z = f$  and Q of Complex Pole Pair




Figure 8. Filter Mode 2: Second-Order Bandpass, Lowpass, and Notch




Figure 9. Filter Mode 3: Second-Order Bandpass, Lowpass, and Highpass

Mode 1, along with mode 4, supports the highest clock frequencies (see Table 1) because the input summing amplifier is outside the filter's resonant loop (Figure 7). The gain of the lowpass and notch outputs is 1, while the bandpass gain at the center frequency is Q. For bandpass gains other than Q, the filter input or output can be scaled by a resistive divider or op amp.

**MODE 2** (Figure 8) is used for all-pole lowpass and bandpass filters. Key advantages compared to mode 1 are higher available Qs (see Table 3) and lower output noise. Mode 2's available  $f_{CLK}/f_0$  ratios are  $\sqrt{2}$  less than with mode 1 (see Table 2), so a wider overall range of fos can be selected from a single clock when both modes are used together. This is demonstrated in the Wide Passband Chebyshev Bandpass design example.




Figure 10. Filter Mode 3a: Second-Order Bandpass, Lowpass, Highpass, and Notch. For elliptic LP, BP, HP, and Notch, the N output is used.

**MODE 3** (Figure 9) is the only mode that produces high-pass filters. The maximum clock frequency is somewhat less than with mode 1 (see Table 1).

**MODE 3A** (Figure 10) uses a separate op amp to sum the highpass and lowpass outputs of mode 3, creating a separate notch output. This output allows the notch to be set independently of  $f_0$  by adjusting the op amp's feedback resistor ratio (R<sub>H</sub>, R<sub>L</sub>). R<sub>H</sub>, R<sub>L</sub>, and R<sub>G</sub> are external resistors. Because the notch can be independently set, mode 3A is also useful when designing pole-zero filters such as elliptics.

**MODE 4** (Figure 11) is the only mode that provides an allpass output. This is useful when implementing group delay equalization. In addition to this, mode 4 can also be used in all pole lowpass and bandpass filters. Along with mode 1, it is the fastest operating mode for the filter, although the gains are different than in mode 1. When the allpass function is used, note that some amplitude peaking occurs (approximately 0.3dB when Q = 8) at  $f_0$ . Also note that  $f_0$  and Q sampling errors are highest in mode 4 (see Figure 20).




Figure 11. Filter Mode 4: Second-Order Bandpass, Lowpass, and Allpass

## \_Description of Filter Functions

#### BANDPASS (Figure 12)

For all pole bandpass and lowpass filters (Butterworth, Bessel, Chebyshev) use mode 1 if possible. If appropriate f<sub>CLK</sub>/f<sub>0</sub> or Q values are not available in mode 1, mode 2 provides a selection that is closer to the required values. Mode 1, however, has the highest bandwidth (see Table 1). For pole-zero filters, such as elliptics, see mode 3A.

$$G(s) = H_{OBP} \frac{s(\omega_O / Q)}{s^2 + s(\omega_O / Q) + \omega_O 2}$$

HOBP = Bandpass output gain at  $\omega = \omega_0$ 

 $\label{eq:f0} \begin{array}{l} f_0=\,\omega_0\,/\,2\pi=\,\text{The center frequency of the complex}\\ \text{pole pair. Input-output phase shift is -180}^{\circ}\,\,\text{at fo}. \end{array}$ 

Q = The quality factor of the complex pole pair. Also the ratio of f<sub>0</sub> to -3dB bandwidth of the second-order bandpass response.

LOWPASS See bandpass text. (Figure 13)

$$G(s) = H_{OLP} \frac{\omega_0 2}{s^2 + s(\omega_0 / Q) + \omega_0 2}$$

HOLP = Lowpass output gain at DC

 $f_0 = \omega_0 / 2\pi$ 

**HIGHPASS** (Figure 14)

Mode 3 is the only mode with a highpass output. It works for all pole filter types such as Butterworth, Bessel and Chebyshev. Use mode 3A for filters employing both poles and zeros, such as elliptics.




Figure 12. Second-Order Bandpass Characteristics

$$G(s) = H_{OHP} \frac{s^2}{s^2 + s(\omega_0 / Q) + \omega_0 2}$$

 $H_{OHP}$  = Highpass output gain as f approaches  $f_{CLK}/4$   $f_{O} = \omega_{O}/2\pi$ 

**NOTCH** (Figure 15)

Mode 3A is recommended for multi-pole notch filters. In second-order filters, mode 1 can also be used. The advantages of mode 1 are higher bandwidth, compared to mode 3 (higher  $f_N$  can be implemented), and no need for external components as required in mode  $3\Delta$ 

$$G(s) \ = \ H_{ON2} \frac{s^2 + \omega_n 2}{s^2 + s(\omega_0 \ / \ Q) + \omega_0 2}$$

HON2 = Notch output gain as f approaches fCLK/4

HON1 = Notch output gain as f approaches DC

 $f_n = \omega_n / 2\pi$ 

#### **ALLPASS**

Mode 4 is the only configuration in which an allpass function can be realized.




Figure 13. Second-Order Lowpass Characteristics

$$G(s) = H_{OAP} \frac{s^2 - s(\omega_O / Q) + \omega_O 2}{s^2 + s(\omega_O / Q) + \omega_O 2}$$

HOAP = Allpass output gain for DC < f < f<sub>CLK</sub> / 4 f<sub>0</sub> =  $\omega_0$  /  $2\pi$ 

## Filter Design Procedure

The procedure for most filter designs is to first convert the required frequency response specifications to fos and Qs for the appropriate number of second-order sections that implement the filter. This can be done by using design equations or tables in available literature, or can be conveniently calculated using Maxim's filter design software. Once the fos and Qs have been found, the next step is to turn them into the digital program coefficients required by the MAX260/MAX261/MAX262. An operating mode and clock frequency (or clock/center frequency ratio) must also be selected.

Next, if the sample rate (fCLK/2) is low enough to cause significant errors, the selected fos and Qs should be corrected to account for sampling effects by using Figure 20 or Maxim's design software. In most cases, the sampling errors are small enough to require no correction, i.e., less than 1%. In any case, with or without correction, the required fos and Qs can then be selected from Tables 2 and 3. Maxim's filter design software




Figure 14. Second-Order Highpass Characteristics




Figure 15. Second-Order Notch Characteristics

# Table 6. Cascading Identical Bandpass Filter Sections

TOTAL SECTIONS	TOTAL B.W.	TOTAL Q
1	1.000 B	1.00 Q
2	0.644 B	1.55 Q
3	0.510 B	1.96 Q
4	0.435 B	2.30 Q
5	0.386 B	2.60 Q

**Note:** B = individual stage bandwidth, Q = individual stage Q.

can also perform this last step. The desired f<sub>0</sub>s and Qs are stated, and the appropriate digital coefficients are supplied.

#### **Cascading Filters**

In some designs, such as very narrow band filters, several second-order sections with identical center frequency can be cascaded. The total Q of the resultant filter is:

Total Q<sub>T</sub> = 
$$\frac{Q}{\sqrt{(2^{1/N} - 1)}}$$

Q is the Q of each individual filter section, and N is the number of sections. In Table 6, the total Q and bandwidth are listed for up to five identical second-order sections. B is the bandwidth of each section.

In high-order bandpass filters, stages with different fos and Qs are also often cascaded. When this happens, the overall filter gain at the bandpass center frequency is not simply the product of the individual gains because fo, the frequency where each sections gain is specified, is different for each second-order section. The gain of each section at the cascaded filter's center frequency must be determined to obtain the total gain.

For all-pole filters the gain,  $H(f_0)$ , as each second-order section's  $f_0$  is divided by an adjustment factor, G, to obtain that section's gain,  $H(f_{OBP})$ , at the overall center frequency:

 $H_1(f_{OBP}) = H(f_{O1}) / G_1 = Section 1's Gain at f_{OBP}$ 

$$G_1 \ = \ \frac{Q_1 \bigg[ (F_1{}^2 - \ 1)^2 + \ (F_1 \ / \ Q_1)^2 \bigg]^{1/2}}{F_1}$$

where  $F_1 = f_{01} / f_{OBP}$ 

 $G_1$ ,  $Q_1$ , and  $f_{01}$  are the gain adjustment factor, Q, and  $f_0$  for the first of the cascaded second-order sections. The gain of the other sections (2, 3, etc.) at  $f_{OBP}$  is determined the same way. The overall gain is:

 $H(f_{OBp}) = H_1(f_{OBP}) \times H_2(f_{OBP}) \times etc.$ 

For cascaded filters with zeros (fz) such as elliptics, the gain adjustment factor for each stage is:

$$G_1 = \frac{Q_1 \left[ F_{Z1}^2 - F_1^2 \right] \left[ (F_1^2 - 1)^2 + (F_1 / Q_1)^2 \right]^{1/2}}{F_1^2 \left( F_{Z1}^2 - 1 \right)}$$

where  $F_{1Z} = f_{Z1} / f_{0BP}$ , and  $F_{1}$  is the same as above.

## Application Hints

## **Power Supplies**

The MAX260/MAX261/MAX262 can be operated with a variety of power supply configurations, including +5V to +12V single supply or ±2.5V to ±5V dual supplies. When a single supply is used, V- is connected to system ground and the filter's GND pin should be biased at V+/2. The input signal is then either capacitively coupled to the filter input or biased to V+/2. Figure 16 shows circuit connections for single-supply operation.

When power supplies other than  $\pm 5V$  are used, CMOS input logic levels (HIGH = V+, LOW = GND or V-) are required for  $\overline{WR}$ , D0, D1, A0–A3, OLKA, and CLKB. With  $\pm 5V$  supplies, either TTL or CMOS levels can be used. Note, however, that power consumption at  $\pm 5V$  is reduced if CLKA and CLKB are driven with  $\pm 5V$ , rather than TTL or 0 to 5V levels. Operation with  $\pm 5V$  or  $\pm 2.5V$  power lowers power consumption, but also reduces bandwidth by approximately 25% compared to  $\pm 12V$  or  $\pm 5V$  supplies.

Best performance is achieved if V<sup>+</sup> and V<sup>-</sup> are bypassed to ground with 4.7 $\mu$ F electrolytic (Tantalum is preferred.) and 0.1 $\mu$ F ceramic capacitors. These should be located as close to the supply pins as possible. The lead length of the bypass capacitors should be shortest at the V<sup>+</sup> and V<sup>-</sup> pins. When using a single supply, V<sup>+</sup> and GND should be bypassed to V<sup>-</sup> as shown in Figure 16.

#### **Output Swing and Clipping**

MAX260/MAX261/MAX262 outputs are designed to drive 10k $\Omega$  loads. For the MAX261 and MAX262, all filter outputs swing to within 0.15V of each supply rail with a 10k $\Omega$  load. In the MAX260 only, an internal sample-hold circuit reduces voltage swing at the N/HP/AP output compared to LP and BR. N/HP/AP, therefore, swings to within 1V (10k $\Omega$  load) of either rail on the MAX260.

To ensure that the outputs are not driven beyond their maximum range (output clipping), the peak amplitude response, individual section gains (HOBP, HOLP, HOHP), input signal level, and filter offset voltages must be carefully considered. It is especially important to check unused outputs for clipping (i.e., the lowpass output in a bandpass hookup), because overload at any filter stage severely distorts the overall response. The maximum signal swing with ±4.75V supplies and a 1.0V filter offset is approximately ±3.5V.

For example, lets assume a fourth-order lowpass filter is being implemented with a Q of 2 using mode 1. With a single 5V supply (i.e., ±2.5V with respect to chip GND) the maximum output signal is ±2V (w.r.t. GND). Since in




Figure 16. Power Supply and Input Connections for Single Supply Operation

mode 1 the maximum signal is 0 times the input signal, the input should not exceed  $\pm (2/Q)V$ , or  $\pm 1V$  in this case.

#### **Clock Feedthrough and Noise**

Typical wideband noise for MAX260 series devices is 0.5mV<sub>P-P</sub> from DC to 100kHz. The noise is virtually independent of clock frequency. In multistage filters, the section with the highest Q should be placed first for lower output noise.

The output waveform of the MAX260 series and other switched capacitor filters appears as a sampled signal with stepping or "staircasing" of the output waveform occurring at the internal sample rate (f<sub>CLK</sub>/2). This stepping, if objectionable, can be removed by adding a single-pole AC filter. With no input signal, clock-related feedthrough is approximately 8mV<sub>P-P</sub>. This can also be attenuated with an RC-smoothing filter as shown with the MAX261 in Figure 17.

Some noise also can be generated at the filter outputs by transitions at the logic inputs. If this is objectionable, the digital lines should be buffered from the device by logic gates as shown in Figure 6.

#### Input Impedance

The input to each filter is the switched capacitor circuit shown in Figure 18. In the MAX260, the input capacitor charges to the input voltage  $V_{\text{IN}}$  during the first half clock cycle. During the second half-cycle, its charge is transferred to the feedback capacitor. The resultant input impedance can be approximated by:

$$R_{IN} = 1 / (C_{IN}f_{CLK} / 2) = 2 / (C_{IN}f_{CLK}).$$

 $C_{IN}$  is around 12pF, hence, for a clock frequency of 500kHz,  $R_{IN}$  = 333k $\Omega.$  The input also has about 5pF of fixed capacitance to ground.

The MAX261/MAX262 input structure is shown in Figure 19. Here  $C_A$  = 12pF and  $C_B$  = 0.016pF and only  $C_B$  is switched, so the input resistance is 750 times larger compared to the MAX260 ( $R_{IN}$  = 250M $\Omega$ ). The MAX261/MAX262 have a fixed capacitance of approximately 5pF to ground.

#### to and Q at Low Sample Rates

When low f<sub>CLK</sub>/f<sub>0</sub> ratios and low Q settings are selected, deviation from ideal continuous filter response can be noticeable in some designs. This is due to interaction between Q and f<sub>0</sub> at low f<sub>CLK</sub>/f<sub>0</sub> ratios and Qs. The data in Figure 20 quantifies these differences. Since the



errors are predictable, the graphs can be used to correct the selected fo and Q so that the actual realized parameters are on target. These predicted errors are not unique to MAX260 series devices and, in fact, occur with all types of sampled filters. Consequently, these corrections can be applied to other switched capacitor filters. In the majority of cases, the errors are not significant, i.e., less than 1%, and correction is not needed. However, the MAX262 does employ a lower range of fCLK/fo ratios than the MAX260 or MAX261 and is more prone to sampling errors, as the tables show.

Maxim's filter design software applies the previous corrections automatically as a function of desired f<sub>CLK</sub>/f<sub>0</sub>, and Q. Therefore, Figure 20 should not be used when Maxim's software determines f<sub>0</sub> and Q. This results in overcompensation of the sampling errors since the correction factors are then counted twice.

The data plotted in Figure 20 applies for modes 1 and 3. When using Figure 20 for mode 4, the f<sub>0</sub> error obtained from the graph should be multiplied by 1.5 and the Q error should be multiplied by 3.0. In mode 2, the value of  $f_{CLK}/f_0$  should be multiplied by  $\sqrt{2}$  and the programmed Q should be divided by  $\sqrt{2}$  before using the graphs.

As with all sampled systems, frequency components of the input signal above one half the sampling rate are aliased. In particular, input signal components near the sampling rate generate difference frequencies that often fall within the passband of the filter. Such aliased signals, when they appear at the output, are indistinguishable from real input information. For example, the aliased output signal generated when a 99kHz waveform is applied to a filter sampling at 100kHz (fclk = 200kHz) is 1kHz. This waveform is an attenuated version of the output that would result from a true 1kHz input. Remember that, with the MAX260 series filters, the nyquist rate (one half the sample rate) is in fact fclk/4, because fclk is internally divided by two.

A simple, passive RC lowpass input filter is usually sufficient to remove input frequencies that can cause aliasing. In many cases, the input signal itself may be band limited and require no special anti-alias filtering. The wideband MAX262 uses lower fCLK/f0 ratios than the MAX260/MAX261 and, for this reason, is more likely to require input filtering than the MAX260 or MAX281.

#### **Trimming DC Offset**

The DC offset voltage at the LP or notch output can be adjusted with the circuit in Figure 21. This circuit also uses the input op amp to implement a single-pole antialias filter. Note that the total offset is generally less in multistage filters than when only one section is used.




Figure 17. MAX261 Bandpass Output Clock Noise




Figure 18. MAX260 Input Model




Figure 19. MAX261/MAX262 Input Model

since each offset is typical negative and each section inverts. When the HP or BP outputs are used, the offset can be removed with capacitor coupling.

### Design Examples

#### Fourth-Order Chebyshev Bandpass Filter

Figure 22 shows both halves of a MAX260 cascaded to form a fourth-order Chebyshev bandpass filter. The desired parameters are:

Center frequency (f<sub>0</sub>) = 1 kHzPass bandwidth = 200 HzStop bandwidth = 600 HzMax passband ripple = 0.5 dBMin stopband attenuation = 15 dB

From the previous parameters, the order (number of poles) and the f<sub>0</sub> and Q of each section can be determined. Such a derivation is beyond the scope of this data sheet; however, there are a number of sources that provide design data for this procedure. These include look-up tables, design texts, and computer programs. Design software is available from Maxim to provide comprehensive solutions for most popular filter configurations. The A and B section parameters for the above filter are:

 $f_{OA} = 904Hz$   $f_{OB} = 1106Hz$   $Q_{A} = 7.05$   $Q_{B} = 7.05$ 

To implement this filter, both halves operate in mode 1 and use the same clock. See Tables 2 and 3. The programmed parameters are:

$$CLK_A = CLK_B = 150kHz$$

 $f_{CLK}/f_{0A} = 166.50$  (Mode 1, N = 42), actual  $f_{0A} = 902.4Hz$   $f_{CLK}/f_{0B} = 136.66$  (Mode 1, N = 23), actual  $f_{0B} = 1099.7Hz$ 

$$Q_A = Q_B = 7.11 \text{ (Mode 1, N = 119)}$$

Sampling errors are very small at this fCLK/f0 ratio, so the actual realized Q is very close to 7.05 (see Figure 20 or program MPP in the *Filter Design Software* section). Often the realized Q is not exactly the target value at high Qs because programming resolution lowers as Q increases. This does not affect most filter designs, since three-digit Q accuracy is practically never required, and a Q resolution of 1 is provided up to Qs of 10. The overall filter gain at f0 is 16.4V/V or 24.3dB (see the *Cascading Filters* section). If another gain is required, amplification or attenuation must be added at the input, output, or between stages.




Figure 20. Sampling Errors in  $f_{CLK}/f_0$  and Q at Low  $f_{CLK}/f_0$  and Q Settings




Figure 21. Circuit for DC Offset Adjustment






Figure 22. Fourth-Order Chebyshev Bandpass Filter

In Figure 23, a series of response curves are shown for the previous configuration using a MAX261 with clock frequencies ranging from 750kHz to 4MHz (f<sub>0</sub> from 500Hz to 30kHz). Note that the rightmost curve shows about 2dB of gain peaking compared to the lower frequency curves, indicating the upper limit of usable filter accuracy at this Q (see Table 1).

## Wide Passband Chebyshev Bandpass

In this example (Figure 24), the desired parameters are:

Center frequency (f<sub>0</sub>) = 1kHz
Pass bandwidth = 1kHz
Stop bandwidth = 3kHz
Max passband ripple = 1dB
Min stopband attenuation = 20dB




Figure 23. MAX261 Fourth-Order Chebyshev Bandpass Using Coefficients of Figure 22

From the previous parameters, we use either lookup tables, design texts, or Maxim's filter design programs to generate the order (number of poles), and the fo and Q of each second-order section. The A and B parameters are:

 $f_{OA} = 639Hz$   $f_{OB} = 1564Hz$   $Q_{A} = 2.01$   $Q_{B} = 2.01$ 

To implement this filter, section A operates in mode 1 and section B uses mode 2 to provide a wider overall range of fcLk/f0 ratios. This way, one clock frequency can drive both sections A and B. See Tables 2 and 3.

 $CLK_A = CLK_B = 120kHz$ 

 $f_{CLK}/f_{0A} = 188.49$  (Mode 1, N = 56), actual  $f_{0A} = 636.6Hz$   $f_{CLK}/f_{0B} = 76.64$  (Mode 2, N = 5), actual  $f_{0B} = 156.5Hz$   $Q_A = 2.000$  (Mode 1, N = 96),  $Q_B = 2.01$  (Mode 2, N = 83)

The overall passband gain at  $f_0$  is 0.64V/V or -3.9dB.

### High-Frequency Chebyshev Bandpass

The same Chebyshev response shape shown in Figure 24 is implemented at higher frequencies with a MAX262 in Figure 25. The curves show plots for center frequencies of 15.6kHz, 31.3kHz, and 47kHz. Not only is this faster than the MAX260 implementation, but mode 1 can be used in both halves of the MAX262 for this filter because the range of available f<sub>CLK</sub>/f<sub>0</sub> ratios is wider with the MAX262 than the MAX260.




Figure 24. Wide Passband Chebyshev Bandpass Filter

#### Fourth-Order Butterworth Lowpass

Figure 26 shows a fourth-order Butterworth lowpass with a cutoff frequency of 3kHz. Sections A and B of a MAX260 are cascaded. The f<sub>0</sub> and Q parameters for each section are:

 $f_{OA} = 3kHz$   $f_{OB} = 3kHz$   $Q_{A} = 1.307$   $Q_{B} = 0.541$ 

Mode 1 and a 400kHz clock are used. Because of low Q values, the sampling errors of Figure 20 begin to look significant in this case. From the graphs, using fCLK/f0 ratio near 133, f<sub>0</sub>A is about 4% high, f<sub>0</sub>B is 1.5% high, QA is -1.2% low, and QB is -0.5% low. If these errors are not a problem, the corrections can be ignored. They are included here for best possible accuracy:




Figure 25. High-Frequency Chebyshev Bandpass Filter

 $CLK_A = CLK_B = 400kHz$ 

 $f_{CLK}/f_{0A} = 135.08 (N = 22), f_{0B} = 2961Hz$ 

(-1.3% correction)

 $f_{CLK}/f_{OB} = 139.80 (N = 25), f_{OA} = 2861Hz$ (-4.6% correction)

QA = 1.306 (N = 79, Q resolution prevents +0.5% correction)

 $Q_B = 0.547 (N = 11 + 1.1\% correction)$ 


Measured wideband noise for this filter is  $123\mu V$  RMS. If mode 2 were used, the noise would be  $87\mu V$  RMS. For lower noise with either mode, the first section should have the highest Q (section A in this example).

## Ordering Information (continued)

PART	TEMP RANGE	PACKAGE	ACCURACY
MAX261ACNG	0°C to +70°C	Plastic DIP	1%
MAX261BCNG	0°C to +70°C	Plastic DIP	2%
MAX261AENG	-40°C to +85°C	Plastic DIP	1%
MAX261BENG	-40°C to +85°C	Plastic DIP	2%
MAX261ACWG	0°C to +70°C	Wide SO	1%
MAX261BCWG	0°C to +70°C	Wide SO	2%
MAX261AMRG	-55°C to +125°C	CERDIP	1%
MAX261BMRG	-55°C to +125°C	CERDIP	2%
MAX262ACNG	0°C to +70°C	Plastic DIP	1%
MAX262BCNG	0°C to +70°C	Plastic DIP	2%
MAX262AENG	-40°C to +85°C	Plastic DIP	1%
MAX2G2BENG	-40°C to +85°C	Plastic DIP	2%
MAX262ACWG	0°C to +70°C	Wide SO	1%
MAX262BCWG	0°C to +70°C	Wide SO	2%
MAX262AMRG	-55°C to +125°C	CERDIP	1%
MAX262BMRG	-55°C to +125°C	CERDIP	2%

<sup>\*</sup>All devices—24-pin packages 0.3in-wide packages

## Chip Topography



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

26 \_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2002 Maxim Integrated Products

Printed USA

is a registered trademark of Maxim Integrated Products.