#### **General Description**

The MAX7033 fully integrated low-power CMOS superheterodyne receiver is ideal for receiving amplitude shiftkeyed (ASK) data in the 300MHz to 450MHz frequency range. The receiver has an RF input signal range of -114dBm to 0dBm. With few external components and a low-current power-down mode, it is ideal for cost-sensitive and power-sensitive applications typical in consumer markets. The MAX7033 consists of a low-noise amplifier (LNA), a fully differential image-rejection mixer, an on-chip phase-locked loop (PLL) with integrated voltagecontrolled oscillator (VCO), a 10.7MHz IF limiting amplifier stage with received-signal-strength indicator (RSSI), and analog baseband data-recovery circuitry. The MAX7033 also has a discrete one-step automatic gain control (AGC) that reduces the LNA gain by 35dB when the RF input signal exceeds -62dBm. The AGC circuitry offers an externally controlled hold feature.

The MAX7033 is available in 28-pin TSSOP and 32-pin TQFN packages and is specified over the extended (-40°C to +105°C) temperature range.

#### **Applications**

- Security Systems
- Garage Door Openers
- Home Automation
- Remote Controls
- Local Telemetry
- Wireless Sensors

#### **Features**

- Optimized for 315MHz or 433MHz Band
- Operates from Single +3.3V or +5.0V Supplies
- High Dynamic Range with On-Chip AGC
- AGC Hold Circuit
- 1ms AGC Release Time
- Selectable Image-Rejection Center Frequency
- Selectable x64 or x32 f<sub>I O</sub>/f<sub>XTAI</sub> Ratio
- Low 5.2mA Operating Supply Current
- < 3.5µA Low-Current Power-Down Mode for Efficient Power Cycling
- 250µs Startup Time
- Built-In 44dB RF Image Rejection
- Better than -114dBm Receive Sensitivity
- -40°C to +105°C Operation


## **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX7033EUI+	-40°C to +105°C	28 TSSOP
MAX7033ETJ+	-40°C to +105°C	32 TQFN-EP*

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

Typical Application Circuit appears at end of data sheet.

# **Pin Configurations**





<sup>\*</sup>EP = Exposed pad.

## **Absolute Maximum Ratings**

V <sub>DD5</sub> to AGND	0.3V to +6.0V	Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
AVDD to AGND	0.3V to +4.0V	28-Pin TSSOP (derate 12.8mW/°C above	+70°C).1025.6mW
DVDD to DGND	0.3V to +4.0V	32-Thin QFN (derate 21.3mW/°C above +	70°C)1702.1mW
AGND to DGND	0.1V to +0.1V	Operating Temperature Range	40°C to +105°C
IRSEL, DATAOUT, XTALSEL,		Junction Temperature	+150°C
AC, SHDN to AGND	3V to (V <sub>DD5</sub> + 0.3V)	Storage Temperature Range	60°C to +150°C
All Other Pins to AGND0.3V	' to (V <sub>DVDD</sub> + 0.3V)	Lead Temperature (soldering 10s)	+300°C
		Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **DC Electrical Characteristics (+3.3V Operation)**

(*Typical Application Circuit*,  $V_{AVDD} = V_{DVDD} = V_{DD5} = +3.0V$  to +3.6V, no RF signal applied,  $T_A = -40^{\circ}C$  to +105°C, unless otherwise noted. Typical values are at  $V_{AVDD} = V_{DVDD} = V_{DD5} = +3.3V$  and  $T_A = +25^{\circ}C$ .) (Note 1)

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
Supply Voltage	V <sub>AVDD</sub> , V <sub>DVDD</sub>	+3.3V nominal supp	ly voltage	3.0	3.3	3.6	V
Supply Current		\/\/	f <sub>RF</sub> = 315MHz		5.2	6.23	mA
Supply Current	I <sub>DD</sub>	$V_{\overline{SHDN}} = V_{DVDD}$	f <sub>RF</sub> = 433MHz		5.7	6.88	IIIA
Chartelesses Coursely Courses		V <sub>SHDN</sub> = 0V,	f <sub>RF</sub> = 315MHz		2.6		
Shutdown Supply Current	ISHDN	V <sub>XTALSEL</sub> = 0V	f <sub>RF</sub> = 433MHz		3.5	8.0	- μΑ
Input-Voltage Low	V <sub>IL</sub>					0.4	V
Input-Voltage High	V <sub>IH</sub>			V <sub>DVDD</sub>	- 0.4		V
Input Logic Current High	I <sub>IH</sub>				10		μA
		f <sub>RF</sub> = 433MHz, V <sub>IRS</sub>	<sub>EL</sub> = V <sub>DD5</sub>	V <sub>DD5</sub> - 0	0.4		
Image-Reject Select Voltage (Note 2)		f <sub>RF</sub> = 375MHz, V <sub>IRS</sub>	f <sub>RF</sub> = 375MHz, V <sub>IRSEL</sub> = V <sub>DD5</sub> /2		V	<sub>DD5</sub> - 1.0	V
(Note 2)		f <sub>RF</sub> = 315MHz, V <sub>IRS</sub>	<sub>EL</sub> = 0V			0.4	
DATAOUT Output-Voltage Low	V <sub>OL</sub>	I <sub>SINK</sub> = 10μA			0.125		V
DATAOUT Output-Voltage High	V <sub>OH</sub>	I <sub>SOURCE</sub> = 10μA		V	<sub>OVDD</sub> - 0.1	125	V

# **DC Electrical Characteristics (+5.0V Operation)**

(*Typical Application Circuit*,  $V_{DD5}$  = +4.5V to +5.5V, no RF signal applied,  $T_A$  = -40°C to +105°C, unless otherwise noted. Typical values are at  $V_{DD5}$  = +5.0V and  $T_A$  = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Supply Voltage	$V_{DD5}$	+5.0V nominal supp	+5.0V nominal supply voltage		5.0	5.5	V
Committee Comment	I <sub>DD</sub>	V <sub>SHDN</sub> = V <sub>DD5</sub>	f <sub>RF</sub> = 315MHz		5.2	6.4	mA
Supply Current			f <sub>RF</sub> = 433MHz		5.7	6.76	
Chutdown Cumply Cumpat		$\overline{N}$ $V_{\overline{SHDN}} = 0V,$ $V_{\overline{XTALSEL}} = 0V$	f <sub>RF</sub> = 315MHz		3.7		μΑ
Shutdown Supply Current			f <sub>RF</sub> = 433MHz		4.2	9.8	
Input-Voltage Low	V <sub>IL</sub>					0.4	V

### **Electrical Characteristics (continued)**

(*Typical Application Circuit*,  $V_{DD5}$  = +4.5V to +5.5V, no RF signal applied,  $T_A$  = -40°C to +105°C, unless otherwise noted. Typical values are at  $V_{DD5}$  = +5.0V and  $T_A$  = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input-Voltage High	V <sub>IH</sub>		V <sub>DD5</sub> - 0.	4		V
Input Logic Current High	I <sub>IH</sub>			15		μΑ
		f <sub>RF</sub> = 433MHz, V <sub>IRSEL</sub> = V <sub>DD5</sub>	V <sub>DD5</sub> - 0.	4		
Image-Reject Select Voltage (Note 2)		$f_{RF} = 375MHz, V_{IRSEL} = V_{DD5}/2$	1.1	V <sub>D</sub>	<sub>D5</sub> - 1.5	V
(Note 2)		f <sub>RF</sub> = 315MHz, V <sub>IRSEL</sub> = 0V			0.4	
DATAOUT Output-Voltage Low	V <sub>OL</sub>	I <sub>SINK</sub> = 10μA		0.125		V
DATAOUT Output-Voltage High	V <sub>OH</sub>	I <sub>SOURCE</sub> = 10μA	V	<sub>D5</sub> - 0.12	5	V

#### **AC Electrical Characteristics**

(*Typical Application Circuit*,  $V_{AVDD} = V_{DVDD} = V_{DD5} = +3.0V$  to +3.6V, all RF inputs are referenced to  $50\Omega$ ,  $f_{RF} = 315 MHz$ ,  $T_A = -40^{\circ}C$  to +105°C, unless otherwise noted. Typical values are at  $V_{AVDD} = V_{DVDD} = V_{DD5} = +3.3V$  and  $T_A = +25^{\circ}C$ .) (Note 1)

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
GENERAL CHARACTERISTICS							
Startup Time	ton	Time for valid signal = V <sub>DVDD</sub>	detection after V <sub>SHDN</sub>		250		μs
Receiver Input Frequency	$f_{RF}$			300		450	MHz
Maximum Receiver Input Level		Modulation depth > 1	18dB		0		dBm
Consitiuity (Note 2)		Average carrier power	er level		-120		dDm
Sensitivity (Note 3)		Peak power level			-114		dBm
ACC Illustarenia		LNA gain from low to	high	8			dB
AGC Hysteresis		Switching time from low to high gain			1		ms
Maximum Data Rate		Manchester coded		33		kbps	
Maximum Data Rate		NRZ coded		66			
LNA IN HIGH-GAIN MODE							
			f <sub>RF</sub> = 433MHz		1 - j3.4		
Input Impedance	Z <sub>IN_LNA</sub>	Normalized to 50Ω	f <sub>RF</sub> = 375MHz		1 - j3.9		
			f <sub>RF</sub> = 315MHz	1 - j4.7		]	
1dB Compression Point	P1dB <sub>LNA</sub>				-22		dBm
Input-Referred 3rd-Order Intercept	IIP3 <sub>LNA</sub>				-12		dBm
LO Signal Feedthrough to Antenna					-80		dBm
Noise Figure	NF <sub>LNA</sub>				3		dB

# **Electrical Characteristics (continued)**

(*Typical Application Circuit*,  $V_{AVDD} = V_{DVDD} = V_{DD5} = +3.0V$  to +3.6V, all RF inputs are referenced to  $50\Omega$ ,  $f_{RF} = 315 MHz$ ,  $T_A = -40^{\circ}C$  to +105°C, unless otherwise noted. Typical values are at  $V_{AVDD} = V_{DVDD} = V_{DD5} = +3.3V$  and  $T_A = +25^{\circ}C$ .) (Note 1)

PARAMETER	SYMBOL	CON	IDITIONS	MIN TYP	MAX	UNITS
LNA IN LOW-GAIN MODE						
			f <sub>RF</sub> = 433MHz	1 - j3.4	1	
Input Impedance	Z <sub>IN_LNA</sub>	Normalized to 50Ω (Note 4)	f <sub>RF</sub> = 375MHz	1 - j3.	9	
	_	(Note 4)	f <sub>RF</sub> = 315MHz	1 - j4.	7	1
1dB Compression Point	P1dB <sub>LNA</sub>			-10		dBm
Input-Referred 3rd-Order Intercept	IIP3 <sub>LNA</sub>			-7		dBm
LO Signal Feedthrough to Antenna				-80		dBm
Noise Figure	NF <sub>LNA</sub>			3		dB
Voltage-Gain Reduction		AGC enabled (depe	ends on tank Q)	35		dB
MIXER						
Input-Referred 3rd-Order Intercept	IIP3 <sub>MIX</sub>			-18		dBm
Output Impedance	Z <sub>OUT_MIX</sub>			330		Ω
Noise Figure	NF <sub>MIX</sub>			16		dB
		f <sub>RF</sub> = 433MHz, V <sub>IRSEL</sub> = V <sub>DVDD</sub>		42		
Image Rejection (Not Including LNA Tank)		$f_{RF} = 375MHz$ , $V_{IRSEL} = V_{DVDD}/2$		44	44	
(NOT ITICIDATING LIVE TAILE)		f <sub>RF</sub> = 315MHz, V <sub>IRSEL</sub> = 0V		44		
		0000 15 511 1 1	LNA in high-gain mode	48		
LNA/Mixer Voltage Gain		330Ω IF filter load	LNA in low-gain mode	13		- dB
INTERMEDIATE FREQUENCY (IF	)					
Input Impedance	Z <sub>IN_IF</sub>			330		Ω
Operating Frequency	f <sub>IF</sub>	Bandpass response		10.7		MHz
3dB Bandwidth				10		MHz
RSSI Linearity				±0.5		dB
RSSI Dynamic Range				80		dB
DCCLL ovel		P <sub>RFIN</sub> < -120dBm		1.15		
RSSI Level		P <sub>RFIN</sub> > 0dBm, AG	C enabled	2.2		- V
ACC Threehold		LNA gain from low t	o high	1.39		
AGC Threshold		LNA gain from high to low		1.98		V
DATA FILTER						
Maximum Bandwidth				50		kHz
DATA SLICER						
Comparator Bandwidth				100		kHz

### **Electrical Characteristics (continued)**

(Typical Application Circuit,  $V_{AVDD} = V_{DVDD} = V_{DD5} = +3.0V$  to +3.6V, all RF inputs are referenced to  $50\Omega$ ,  $f_{RF} = 315MHz$ ,  $T_A = -40$ °C to +105°C, unless otherwise noted. Typical values are at  $V_{AVDD} = V_{DVDD} = V_{DD5} = +3.3$ V and  $T_A = +25$ °C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Maximum Load Capacitance	C <sub>LOAD</sub>				10		pF
Output High Voltage					V <sub>DD5</sub>		V
Output Low Voltage				0			V
CRYSTAL OSCILLATOR		•					
		f <sub>RF</sub> = 433MHz	V <sub>XTALSEL</sub> = 0V		6.6128		
Crystal Francisco (Nota E)	· ·		V <sub>XTALSEL</sub> = VDD5		13.2256		MHz
Crystal Frequency (Note 5)	fXTAL	f <sub>RF</sub> = 315MHz	V <sub>XTALSEL</sub> = 0V		4.7547		
			V <sub>XTALSEL</sub> = VDD5		9.5094		
Crystal Tolerance					50		ppm
Input Capacitance		From each pin to ground			6.2		pF

Note 1: 100% tested at  $T_A = +25$ °C. Guaranteed by design and characterization over temperature.

Note 2: IRSEL is internally set to 375MHz IR mode. It can be left open when the 375MHz image-rejection setting is desired. Bypass to AGND with a 1nF capacitor in a noisy environment.


Note 3: BER = 2 x 10-3, Manchester encoded, data rate = 4kbps, IF bandwidth = 280kHz.


Note 4: Input impedance is measured at the LNAIN pin. Note that the impedance includes the 15nH inductive degeneration connected from the LNA source to ground. The equivalent input circuit is  $50\Omega$  in series with 2.2pF.


Note 5: Crystal oscillator frequency for other RF carrier frequency within the 300MHz to 450MHz range is (f<sub>RF</sub> - 10.7MHz)/64 for  $V_{XTALSEL}$  = 0V, and (f<sub>RF</sub> - 10.7MHz)/32 for XTALSEL =  $V_{DD5}$ .

# **Typical Operating Characteristics**

(Typical Application Circuit,  $V_{AVDD} = V_{DVDD} = V_{DD5} = +3.3V$ ,  $f_{RF} = 315MHz$ ,  $T_A = +25^{\circ}C$ , unless otherwise noted.)











# **Typical Operating Characteristics (continued)**


(Typical Application Circuit, V<sub>AVDD</sub> = V<sub>DVDD</sub> = V<sub>DD5</sub> = +3.3V, f<sub>RF</sub> = 315MHz, T<sub>A</sub> = +25°C, unless otherwise noted.)


















# **Typical Operating Characteristics (continued)**


(Typical Application Circuit, V<sub>AVDD</sub> = V<sub>DVDD</sub> = V<sub>DD5</sub> = +3.3V, f<sub>RF</sub> = 315MHz, T<sub>A</sub> = +25°C, unless otherwise noted.)















# **Pin Description**

PIN			
TSSOP	TQFN	NAME	FUNCTION
1	29	XTAL1	Crystal Input 1 (see the <i>Phase-Locked Loop</i> section)
2, 7	4, 30	AVDD	Positive Analog Supply Voltage. For +5V operation, pin 2 is the output of an on-chip +3.2V low-dropout regulator, and should be bypassed to AGND with a 0.1µF capacitor as close as possible to the pin. Pin 7 must be externally connected to the supply from pin 2, and bypassed to AGND with a 0.01µF capacitor as close as possible to the pin (see the <i>Voltage Regulator</i> section and the <i>Typical Application Circuit</i> ).
3	31	LNAIN	Low-Noise Amplifier Input (see the Low-Noise Amplifier section)
4	32	LNASRC	Low-Noise Amplifier Source for External Inductive Degeneration. Connect inductor to ground to set the LNA input impedance (see the <i>Low-Noise Amplifier</i> section).
5, 10	2, 7	AGND	Analog Ground
6	3	LNAOUT	Low-Noise Amplifier Output. Connect to mixer input through an LC tank filter (see the Low-Noise Amplifier section).
8	5	MIXIN1	1st Differential Mixer Input. Connect to LC tank filter from LNAOUT.
9	6	MIXIN2	2nd Differential Mixer Input. Connect through a 100pF capacitor to V <sub>DD3</sub> side of the LC tank.
11	8	IRSEL	Image-Rejection Select. Set $V_{IRSEL}$ = 0V to center image rejection at 315MHz. Leave IRSEL unconnected to center image rejection at 375MHz. Set $V_{IRSEL}$ = $V_{DD5}$ to center image rejection at 433MHz.
12	9	MIXOUT	330Ω Mixer Output. Connect to the input of the 10.7MHz bandpass filter.
13	10	DGND	Digital Ground
14	11	DVDD	Positive Digital Supply Voltage. Connect to both of the AVDD pins. Bypass to DGND with a 0.01µF capacitor as close as possible to the pin (see the <i>Typical Application Circuit</i> ).
15	12	AC	Automatic Gain Control. See Figure 1. Internally pulled down to AGND with a 100kΩ resistor.
16	14	XTALSEL	Crystal Divider Ratio Select. Drive XTALSEL low to select $f_{LO}/f_{XTAL}$ ratio of 64, or drive XTALSEL high to select $f_{LO}/f_{XTAL}$ ratio of 32.
17	15	IFIN1	1st Differential Intermediate-Frequency Limiter Amplifier Input. Bypass to AGND with a 1500pF capacitor as close to the pin as possible.
18	16	IFIN2	2nd Differential Intermediate-Frequency Limiter Amplifier Input. Connect to the output of a 10.7MHz bandpass filter.
19	17	DFO	Data Filter Output
20	18	DSN	Negative Data Slicer Input
21	19	OPP	Noninverting Op-Amp Input for the Sallen-Key Data Filter
22	20	DFFB	Data-Filter Feedback Node. Input for the feedback of the Sallen-Key data filter.
23	22	DSP	Positive Data Slicer Input
pin. For +5V operation, V <sub>DD5</sub> is the input to an on-chip voltage		+5V Supply Voltage. Bypass to AGND with a 0.01µF capacitor as close as possible to the pin. For +5V operation, V <sub>DD5</sub> is the input to an on-chip voltage regulator whose +3.2V output appears at the pin 2 AVDD pin (see the <i>Voltage Regulator</i> section and the <i>Typical Application Circuit</i> ).	
25	24	DATAOUT	Digital Baseband Data Output
26	26	PDOUT	Peak-Detector Output
27	27	SHDN	Power-Down Select Input. Drive high to power up the IC. Internally pulled down to AGND with a $100 k\Omega$ resistor.

## **Pin Description (continued)**

PIN		NAME	FUNCTION
TSSOP	TQFN	INAIVIE	FUNCTION
28	28	XTAL2	Crystal Input 2. Can also be driven with an external reference oscillator (see the <i>Crystal Oscillator</i> section).
_	1, 13, 21, 25	N.C.	No Connection
_	_	EP	Exposed Pad (TQFN Only). Connect EP to GND.

### **Functional Diagram**



# **Detailed Description**

The MAX7033 CMOS superheterodyne receiver and a few external components provide the complete receive chain from the antenna to the digital output data. Depending on signal power and component selection, data rates as high as 33kbps Manchester (66kbps NRZ) can be achieved.

The MAX7033 is designed to receive binary ASK data modulated in the 300MHz to 450MHz frequency range. ASK modulation uses a difference in amplitude of the carrier to represent logic 0 and logic 1 data.

#### **Voltage Regulator**

For operation with a single +3.0V to +3.6V supply voltage, connect AVDD, DVDD, and  $V_{DD5}$  to the supply voltage. For operation with a single +4.5V to +5.5V supply voltage,

connect V<sub>DD5</sub> to the supply voltage. An on-chip voltage regulator drives one of the AVDD pins to approximately +3.2V. For proper operation, DVDD and both the AVDD pins must be connected together. Bypass V<sub>DD5</sub>, DVDD, and the pin 7 AVDD pin to AGND with 0.01 $\mu$ F capacitors, and the pin 2 AVDD pin to AGND with a 0.1 $\mu$ F capacitor, all placed as close as possible to the pins.

#### Low-Noise Amplifier

The LNA is an nMOS cascode amplifier with off-chip inductive degeneration, with a 3.0dB noise figure and an IIP3 of -12dBm. The gain and noise figures are dependent on both the antenna matching network at the LNA input and the LC tank network between the LNA output and the mixer inputs.

The off-chip inductive degeneration is achieved by connecting an inductor from LNASRC to AGND. This inductor sets the real part of the input impedance at LNAIN, allowing for a more flexible input impedance match, such as a typical PCB trace antenna. A nominal value for this inductor with a  $50\Omega$  input impedance is 15nH, but is affected by PCB trace.

The LC tank filter connected to LNAOUT comprises L3 and C2 (see the *Typical Application Circuit*). Select L3 and C2 to resonate at the desired RF input frequency. The resonant frequency is given by:

$$f_{RF} = \frac{1}{2\pi\sqrt{L_{TOTAL} \times C_{TOTAL}}}$$

where:

LTOTAL = L3 + LPARASITICS.

CTOTAL = C2 + CPARASITICS.

LPARASITICS and CPARASITICS include inductance and capacitance of the PCB traces, package pins, mixer input impedance, LNA output impedance, etc. These parasitics at high frequencies cannot be ignored, and can have a dramatic effect on the tank filter center frequency. Lab experimentation should be done to optimize the center frequency of the tank.

#### **Automatic Gain Control**

When the AC pin is low, the automatic gain-control (AGC) circuit monitors the RSSI output. As the RSSI output reaches 1.98V, which corresponds to RF input level of -62dBm, the AGC switches on the LNA gain reduction

resistor. The resistor reduces the LNA gain by 35dB, thereby reducing the RSSI output by about 500mV. The LNA resumes high-gain mode when the RSSI level drops back below 1.39V (approximately -70dBm at RF input) for 1ms. The AGC has a hysteresis of 8dB. With the AGC function, the MAX7033 can reliably produce an ASK output for RF input levels up to 0dBm with modulation depth of 18dB.

When the AC pin is high and \$\overline{SHDN}\$ goes high, the AGC circuit is disabled and the LNA is always in high gain mode. The AGC function can be resumed by bringing the AC pin low when \$\overline{SHDN}\$ is high.

The MAX7033 features an AGC lock function that is asserted when the level at the AC pin transitions from low to high while  $\overline{SHDN}$  is high. Locking the AGC locks the LNA in the current gain state. As shown in Figure 1, the AGC lock function can be enabled or disabled as long as the  $\overline{SHDN}$  pin is high. Changing the state of AC when  $\overline{SHDN}$  is low has no effect.

#### Mixer

A unique feature of the MAX7033 is the integrated image rejection of the mixer. This device eliminates the need for a costly front-end SAW filter for most applications. Advantages of not using a SAW filter are increased sensitivity, simplified antenna matching, less board space, and lower cost.

The mixer cell is a pair of double balanced mixers that perform an IQ downconversion of the RF input to the 10.7MHz IF from a low-side injected LO (i.e.,  $f_{LO} = f_{RF} - f_{IF}$ ). The image-rejection circuit then combines these signals to achieve 44dB of image rejection. Low-side injection




Figure 1. AGC Lock Activation Cycles

is required due to the on-chip image-rejection architecture. The IF output is driven by a source follower biased to create a driving-point impedance of 330Ω; this provides a good match to the off-chip  $330\Omega$  ceramic IF filter.

The IRSEL pin is a logic input that selects one of the three possible image-rejection frequencies. When VIRSEI = 0V, the image rejection is tuned to 315MHz. V<sub>IRSEL</sub> = V<sub>DD5</sub>/2 tunes the image rejection to 375MHz, and V<sub>IRSEL</sub> = V<sub>DD5</sub> tunes the image rejection to 433MHz. The IRSEL pin is internally set to V<sub>DD5</sub>/2 (image rejection at 375MHz) when it is left unconnected, thereby eliminating the need for an external  $V_{DD5}/2$  voltage.

#### Phase-Locked Loop

The PLL block contains a phase detector, charge pump, integrated loop filter, VCO, asynchronous 64x clock divider, and crystal oscillator driver. Besides the crystal, this PLL does not require any external components. The VCO generates a low-side LO. The relationship between the RF, IF, and crystal frequencies is given by:

$$f_{XTAL} = \frac{f_{RF} - f_{IF}}{32 \times M}$$

where:

$$M = 1 (V_{XTALSEL} = V_{DD5}) \text{ or } 2 (V_{XTALSEL} = 0V)$$

To allow the smallest possible IF bandwidth (for best sensitivity), minimize the tolerance of the reference crystal.

**Table 1. Component Values for Typical Application Circuit** 

COMPONENT	VALUE FOR f <sub>RF</sub> = 433MHz	VALUE FOR f <sub>RF</sub> = 315MHz	DESCRIPTION
C1	100pF	100pF	5%
C2	2pF	4pF	± 0.1pF
C3	100pF	100pF	5%
C4	100pF	100pF	5%
C5	1500pF	1500pF	10%
C6	220pF	220pF	5%
C7	470pF	470pF	5%
C8	0.47µF	0.47µF	20%
C9	220pF	220pF	10%
C10	0.01μF	0.01µF	20%
C11	0.1μF	0.1µF	20%
C12	15pF	15pF	Depends on XTAL
C13	15pF	15pF	Depends on XTAL
C14	0.01μF	0.01µF	20%
C15	0.01μF	0.01µF	20%
L1	56nH	120nH	5% or better*
L2	15nH	15nH	5% or better*
L3	15nH	27nH	5% or better*
R1	5.1kΩ	5.1kΩ	5%
R2	Open	Open	<del></del>
R3	Short	Short	_
X1 (÷64)	6.6128MHz**	4.7547MHz**	Crystek or Hong Kong Crystal
X1 (÷32)	13.2256MHz**	9.5094MHz**	Crystek or Hong Kong Crystal
Y1	10.7MHz ceramic filter	10.7MHz ceramic filter	Murata

<sup>\*</sup>Wire wound recommended.

<sup>\*\*</sup>Crystal frequencies shown are for  $\div$ 64 ( $V_{XTALSEL}$  = 0V) and  $\div$ 32 ( $V_{XTALSEL}$  =  $V_{DD}$ )

### Intermediate Frequency and RSSI

The IF section presents a differential  $330\Omega$  load to provide matching for the off-chip ceramic filter. The six internal AC-coupled limiting amplifiers produce an overall gain of approximately 65dB, with a bandpass-filter-type response centered near the 10.7MHz IF frequency 1 with a 3dB bandwidth of approximately 10MHz. The RSSI circuit demodulates the IF by producing a DC output proportional to the log of the IF signal level, with a slope of approximately 14.2mV/dB (see the Typical Operating Characteristics).

### **Applications Information**

#### **Crystal Oscillator**

The crystal oscillator in the MAX7033 is designed to present a capacitance of approximately 3pF between the XTAL1 and XTAL2. If a crystal designed to oscillate with a different load capacitance is used, the crystal is pulled away from its stated operating frequency, introducing an error in the reference frequency. Crystals designed to operate with higher differential load capacitance always pull the reference frequency higher. For example, a 4.7547MHz crystal designed to operate with a 10pF load capacitance oscillates at 4.7563MHz with the MAX7033, causing the receiver to be tuned to 315.1MHz rather than 315.0MHz, an error of about 100kHz, or 320ppm.

In actuality, the oscillator pulls every crystal. The crystal's natural frequency is really below its specified frequency, but when loaded with the specified load capacitance, the crystal is pulled and oscillates at its specified frequency. This pulling is already accounted for in the specification of the load capacitance. Additional pulling can be calculated if the electrical parameters of the crystal are known. The frequency pulling is given by:

$$f_P = \frac{C_M}{2} \left( \frac{1}{C_{CASE} + C_{LOAD}} - \frac{1}{C_{CASE} + C_{SPEC}} \right) \times 10^6$$

where:

fp is the amount the crystal frequency pulled in ppm.

C<sub>M</sub> is the motional capacitance of the crystal.

C<sub>CASF</sub> is the case capacitance.

CSPEC is the specified load capacitance.

C<sub>I OAD</sub> is the actual load capacitance.

When the crystal is loaded as specified, i.e., CLOAD = C<sub>SPFC</sub>, the frequency pulling equals zero.

It is possible to use an external reference oscillator in place of a crystal to drive the VCO. AC-couple the external oscillator to XTAL2 with a 1000pF capacitor. Drive XTAL2 with a signal level of approximately -10dBm. AC-couple XTAL1 to ground with a 1000pF capacitor.

#### **Data Filter**

The data filter is implemented as a 2nd-order lowpass Sallen-Key filter. The pole locations are set by the combination of two on-chip resistors and two external capacitors. Adjusting the value of the external capacitors changes the corner frequency to optimize for different data rates. The corner frequency should be set to approximately 1.5 times the fastest expected data rate from the transmitter. Keeping the corner frequency near the data rate rejects any noise at higher frequencies, resulting in an increase in receiver sensitivity.

The configuration shown in Figure 2 can create a Butterworth or Bessel response. The Butterworth filter offers a very flat amplitude response in the passband and a rolloff rate of 40dB/decade for the two-pole filter. The Bessel filter has a linear phase response, which works well for filtering digital data. To calculate the value of C5 and C6, use the following equations, along with the coefficients in Table 2:

$$C5 = \frac{b}{a(100 \, k)(\pi)(f_C)}$$
$$C6 = \frac{a}{4(100 \, k)(\pi)(f_C)}$$

where f<sub>C</sub> is the desired 3dB corner frequency.

Table 2. Coefficents to Calculate C5 and C6

FILTER TYPE	а	b
Butterworth (Q = 0.707)	1.414	1.000
Bessel (Q = 0.577)	1.3617	0.618




Figure 2. Sallen-Key Lowpass Data Filter

For example, to choose a Butterworth filter response with a corner frequency of 5kHz:

$$\begin{split} C\,5 = & \frac{1.000}{\big(1.414\big)\big(100\,k\Omega\big)\big(3.14\big)\big(5\,kHz\big)} \approx 450\,pF \\ C\,6 = & \frac{1.414}{\big(4\big)\big(100\,k\Omega\big)\big(3.14\big)\big(5\,kHz\big)} \approx 225\,pF \end{split}$$

Choosing standard capacitor values changes C5 to 470pF and C6 to 220pF, as shown in the *Typical Application Circuit*.

#### **Data Slicer**

The data slicer takes the analog output of the data filter and converts it to a digital signal. This is achieved by using a comparator and comparing the analog input to a threshold voltage. One input is supplied by the data filter output. Both comparator inputs are accessible offchip to allow for different methods of generating the slicing threshold, which is applied to the second comparator input.

The suggested data slicer configuration uses a resistor (R1) connected between DSN and DSP with a capacitor (C4) from DSN to DGND (Figure 3). This configuration averages the analog output of the filter and sets the threshold to approximately 50% of that amplitude. With this configuration, the threshold automatically adjusts as the analog signal varies, minimizing the possibility for errors in the digital data. The values of R1 and C4 affect how fast the threshold tracks to the analog amplitude. Be sure to keep the corner frequency of the RC circuit much lower than the lowest expected data rate.

Note that a long string of zeros or ones can cause the threshold to drift. This configuration works best if a coding scheme, such as Manchester coding, which has an equal number of zeros and ones, is used.

To prevent continuous toggling of DATAOUT in the absence of an RF signal due to noise, add hysteresis to the data slicer as shown in Figure 4.

#### **Peak Detector**

The peak-detector output (PDOUT), in conjunction with an external RC filter, creates a DC output voltage equal to the peak value of the data signal. The resistor provides a path for the capacitor to discharge, allowing the peak detector to dynamically follow peak changes of the data-filter output voltage. For faster data slicer response, use the circuit shown in Figure 5.




Figure 3. Generating Data Slicer Threshold




Figure 4. Generating Data Slicer Hysteresis




Figure 5. Using PDOUT for Faster Startup

#### **Layout Considerations**

A properly designed PCB is an essential part of any RF/microwave circuit. On high-frequency inputs and outputs, use controlled-impedance lines and keep them as short as possible to minimize losses and radiation. At high frequencies, trace lengths that are on the order of  $\lambda/10$  or longer act as antennas.


Keeping the traces short also reduces parasitic inductance. Generally, 1in of a PCB trace adds about 20nH of parasitic inductance. The parasitic inductance can have a dramatic effect on the effective inductance of a passive component. For example, a 0.5in trace connecting a 100nH inductor adds an extra 10nH of inductance or 10%.

To reduce the parasitic inductance, use wider traces and a solid ground or power plane below the signal traces. Also, use low-inductance connections to ground on all GND pins, and place decoupling capacitors close to all power-supply pins.

#### **Control Interface Considerations**

When operating the MAX7033 with a +4.5V to +5.5V supply voltage, the  $\overline{SHDN}$  and AC pins can be driven by a microcontroller with either 3V or 5V interface logic levels. When operating the MAX7033 with a +3.0V to +3.6V supply, only 3V logic from the microcontroller is allowed.

## **Typical Application Circuit**



## MAX7033

# 315MHz/433MHz ASK Superheterodyne Receiver with AGC Lock

# **Chip Information**

PROCESS: CMOS

# **Package Information**

For the latest package outline information and land patterns (footprints), go to <a href="www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
28 TSSOP	U28+1	<u>21-0066</u>	<u>90-0171</u>
32 TQFN-EP	T3255+3	<u>21-0140</u>	<u>90-0001</u>

## MAX7033

# 315MHz/433MHz ASK Superheterodyne Receiver with AGC Lock

# **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	7/04	Initial release	_
1	1/11	Updated Ordering Information, Pin Configurations, Absolute Maximum Ratings, DC Electrical Characteristics, AC Electrical Characteristics, Typical Operating Characteristics, Pin Description, Functional Diagram, Voltage Regulator and Layout Considerations sections, Typical Application Circuit, Chip Information, and Package Information	1–9, 13, 14, 15
2	9/11	Updated input impedance values in <i>AC Electrical Characteristics</i> table; updated TOC3 and TOC4 labels in <i>Typical Operating Characteristics</i> ; clarified equations in <i>Pin Description</i> and <i>Phase-Locked Loop</i> and <i>Crystal Oscillator</i> sections; updated components in Table 1; and added new <i>Control Interface Considerations</i> section	
3	4/14	Updated Applications and General Description	1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

# Maxim Integrated:

MAX7033EUI+ MAX7033EUI+T MAX7033ETJ+ MAX7033ETJ+T