













**INA1650** 

SBOS818-DECEMBER 2016

### INA1650 SoundPlus™ High Common-Mode Rejection Line Receiver

#### **Features**

- High Common-Mode Rejection: 91 dB (Typical)
- High Input Impedance: 1 M $\Omega$  Differential
- Ultra-Low Noise: -104.7 dBu, unweighted
- Ultra-Low Total Harmonic Distortion + Noise: -120 dB THD+N (22 dBu, 22-kHz Bandwidth)
- Wide Bandwidth: 2.7 MHz
- Low Quiescent Current: 10.5 mA (Typical)
- **Short-Circuit Protection**
- Integrated EMI Filters
- Wide Supply Range: ±2.25 V to ±18 V
- Available in Small TSSOP-14 Package

### **Applications**

- Differential Audio Interfaces
- **Audio Input Circuitry**
- Line Drivers
- **Audio Power Amplifiers**
- Audio Analyzers
- High-End Audio and Video (A/V) Receivers

#### 3 Description

The INA1650 SoundPlus™ audio line receiver achieves an extremely high common-mode rejection ratio (CMRR) of 91 dB while maintaining ultra-low THD+N of -120 dB at 1 kHz for 22-dBu signal levels. The excellent CMRR performance of the INA1650 is achieved through precise matching of on-chip which deliver far superior matching compared to external components and are immune to mismatches introduced by printed circuit board (PCB) layout. Unlike other line receiver products, the INA1650 CMRR is characterized over temperature and tested in production to deliver consistent performance in a wide variety of applications.

The INA1650 operates over a very-wide-supply range of ±2.25 V to ±18 V, on 10.5 mA of supply current. In addition to the two line-receiver channels, a buffered midsupply reference output is included to allow the INA1650 to be configured for dual- or single-supply applications. The mid-supply output can be used as a bias voltage for other analog circuitry in the signal chain.


The INA1650 features a unique internal layout for lowest crosstalk and freedom from interactions between channels, even when overdriven or overloaded. This device is specified from -40°C to +125°C.

#### Device Information<sup>(1)</sup>


PART NUMBER	PACKAGE	BODY SIZE (NOM)	
INA1650	TSSOP (14)	4.40 mm × 5.00 mm	

(1) For all available packages, see the package option addendum at the end of the data sheet.

#### **INA1650 Simplified Internal Schematic**



#### CMRR Histogram (5746 Channels)






### **Table of Contents**

1	Features 1	8	Application and Implementation	18
2	Applications 1		8.1 Application Information	19
3	Description 1		8.2 Typical Application	23
4	Revision History2		8.3 Other Applications	2!
5	Pin Configuration and Functions	9	Power Supply Recommendations	30
6	Specifications4	10	Layout	30
•	6.1 Absolute Maximum Ratings 4		10.1 Layout Guidelines	30
	6.2 ESD Ratings		10.2 Layout Example	3′
	6.3 Recommended Operating Conditions	11	Device and Documentation Support	33
	6.4 Thermal Information		11.1 Device Support	3
	6.5 Electrical Characteristics:		11.2 Documentation Support	33
	6.6 Typical Characteristics		11.3 Receiving Notification of Documentation Upda	ates 3
7	Detailed Description		11.4 Community Resources	33
-	7.1 Overview		11.5 Trademarks	3
	7.2 Functional Block Diagram		11.6 Electrostatic Discharge Caution	34
	7.3 Feature Description		11.7 Glossary	34
	7.4 Device Functional Modes	12	Mechanical, Packaging, and Orderable Information	3

### 4 Revision History

DATE	REVISION	NOTES	
December 2016	*	Initial release.	

### 5 Pin Configuration and Functions



#### **Pin Functions**

PIN		1/0	DESCRIPTION			
NAME	NO.	1/0	DESCRIPTION			
COM A	3	I	Input common, channel A			
СОМ В	6	I	Input common, channel B			
IN+ A	2	I	Noninverting input, channel A			
IN- A	4	I	Inverting input, channel A			
IN+ B	7	I	Noninverting input, channel B			
IN-B	5	I	Inverting input, channel B			
OUT A	13	0	Output, channel A			
OUT B	8	0	Output, channel B			
REF A	12	I	Reference input, channel A. This pin must be driven from a low impedance.			
REF B	9	I	Reference input, channel B. This pin must be driven from a low impedance.			
VCC	1	_	Positive (highest) power supply			
VEE	14	_	Negative (lowest) power supply			
VMID(IN)	11	I	Input node of internal supply divider. Connect a capacitor to this pin to reduce noise from the supply divider circuit.			
VMID(OUT)	10	0	Buffered output of internal supply divider.			

Copyright © 2016, Texas Instruments Incorporated

#### 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
	Supply voltage, $V_S = (V+) - (V-)$		40	
Voltage	Input voltage (Signal inputs, enable, ground)	(V-) - 0.5	(V+) + 0.5	V
	Input differential voltage		(V+) - (V-)	
Current	Input current (all pins except power-supply pins)		±10	mA
Current	Output short-circuit <sup>(2)</sup>	Continuous		
	Operating, T <sub>A</sub>	<b>–</b> 55	125	
Temperature	Junction, T <sub>J</sub>		150	°C
	Storage, T <sub>stg</sub>	-65	150	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±4000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
Supply voltage (V+ – V–)	4.5 (±2.25)		36 (±18)	V
Specified temperature	-40		125	°C

#### 6.4 Thermal Information

0.4 Thornal information								
		INA1650						
	THERMAL METRIC <sup>(1)</sup>	PW (TSSOP)	UNIT					
		14 PINS						
$R_{\theta JA}$	Junction-to-ambient thermal resistance	97.0	°C/W					
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	22.6	°C/W					
$R_{\theta JB}$	Junction-to-board thermal resistance	40.4	°C/W					
ΨЈТ	Junction-to-top characterization parameter	0.9	°C/W					
ΨЈВ	Junction-to-board characterization parameter	39.6	°C/W					
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W					

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: INA1650

<sup>(2)</sup> Short-circuit to V<sub>S</sub> / 2 (ground in symmetrical dual supply setups), one amplifier per package.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

#### **Electrical Characteristics:** 6.5

at  $T_A = 25$ °C,  $V_S = \pm 2.25$  V to  $\pm 18$  V,  $V_{CM} = V_{OUT} = \text{midsupply}$ , and  $R_L = 2$  k $\Omega$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TY	P MAX	UNIT
AUDIO P	ERFORMANCE				
		$V_O = 3 V_{RMS}$ , f = 1kHz, 90-kHz measurement bandwidth, $V_S =$	0.000399	%	
TUD N	Total harmonic distortion + noise	±18 V	-108.	1	dB
THD+N		$V_{IN} = 22 \text{ dBu } (9.7516 \text{ V}_{RMS}) \text{ , } F_{IN} = 1 \text{ kHz, } V_{S} = \pm 18 \text{ V,}$	0.0001749	%	
		90-kHz measurement bandwidth	-115.	2	dB
IMD		SMPTE and DIN two-tone, 4:1 (60 Hz and 7 kHz)	0.00059	%	
		V <sub>O</sub> = 3 V <sub>RMS</sub> , 90-kHz measurement bandwidth	-106.	1	dB
	Intermodulation distortion	CCIF twin-tone (19 kHz and 20 kHz),	0.000669	%	
		V <sub>O</sub> = 3 V <sub>RMS</sub> , 90-kHz measurement bandwidth	-103.	6	dB
AC PERF	FORMANCE				
BW	Small-signal bandwidth		2.	7	MHz
SR	Slew rate		1	0	V/μs
	Full-power bandwidth <sup>(1)</sup>	$V_O = 1 V_P$	1.5	9	MHz
DM	Dharanain	C <sub>L</sub> = 20 pF	71	0	
PM	Phase margin	C <sub>L</sub> = 200 pF	54	٥	
t <sub>s</sub>	Settling time	To 0.01%, V <sub>s</sub> = ±18 V, 10-V step	2.	2	μS
	Overload recovery time		33	0	ns
	01 1 "	f = 1 kHz, REF and COM pins connected to ground	14	0	dB
	Channel separation	f = 1 kHz, REF and COM pins connected to VMID(OUT)	13	0	dB
	EMI/RFI filter corner frequency		8	0	MHz
NOISE			-		
	Outrot valtage as is a	f 00 H- t- 00 H- n- wei-htier	4.	5	$\mu V_{RMS}$
	Output voltage noise	f = 20 Hz to 20 kHz, no weighting	-104.	7	dBu
_	0.45.4	f = 100 Hz	4	.7	->///
e <sub>n</sub>	Output voltage noise density (2)	f = 1 kHz	3	1	nV/√Hz
OFFSET	VOLTAGE				•
	O. da. of a ff a character and		±	:1 ±3	\/
Vos	Output offset voltage	$T_A = -40$ °C to 125°C <sup>(2)</sup>		±4	- mV
dV <sub>OS</sub> /dT	Output offset voltage drift <sup>(2)</sup>	$T_A = -40$ °C to 125°C		2 7	μV/°C
PSRR	Power-supply rejection ratio			2	μV/V
GAIN			-		
	Gain			1	V/V
	0.1		0.049	% 0.05%	
	Gain error	$T_A = -40$ °C to 125°C <sup>(2)</sup>	0.059	% 0.06%	
	Gain nonlinearity	$V_S = \pm 18 \text{ V}, -10 \text{ V} < V_O < 10 \text{ V}$ (2)		1 5	ppm
INPUT V	OLTAGE RANGE				•
V <sub>CM</sub>	Common-mode voltage range		(V-) + 0.25	(V+) - 2	V
		$(V-)$ + 0.25 V $\leq$ V <sub>CM</sub> $\leq$ $(V+)$ - 2 V, REF and COM pins connected to ground, V <sub>S</sub> = $\pm$ 18 V	85 9	1	dB
OMES		$T_A = -40$ °C to 125°C <sup>(2)</sup>	82 8	9	
CMRR	Common-mode rejection ratio	$(V-)$ + 0.25 V $\leq$ V <sub>CM</sub> $\leq$ (V+) - 2 V, REF and COM pins connected to VMID(OUT), V <sub>S</sub> = ±18 V	82 8	6	
		$T_A = -40$ °C to 125°C <sup>(2)</sup>	76 8	4	
CMRR	Common-mode rejection ratio	$(V-)$ + 0.25 V $\leq$ V <sub>CM</sub> $\leq$ $(V+)$ - 2 V, REF and COM pins connected to ground, V <sub>S</sub> = $\pm$ 18 V, R <sub>S</sub> mismatch = 20 $\Omega$	8	4	dB

<sup>(1)</sup> Full-power bandwidth = SR /  $(2\pi \times V_P)$ , where SR = slew rate. (2) Specified by design and characterization.

Copyright © 2016, Texas Instruments Incorporated Product Folder Links: INA 1650


### **Electrical Characteristics: (continued)**

at  $T_A$  = 25°C,  $V_S$  = ±2.25 V to ±18 V,  $V_{CM}$  =  $V_{OUT}$  = midsupply, and  $R_L$  = 2 k $\Omega$  (unless otherwise noted)

	PARAMETER	T	EST CONDITIONS	MIN	TYP	MAX	UNIT	
INPUT	IMPEDANCE							
	Differential			850	1000	1150	kΩ	
	Common-mode			212.5	250	287.5	kΩ	
	Input resistance mismatch				0.01%	0.25%		
SUPPL	Y DIVIDER CIRCUIT							
	Nominal output voltage				[ (V+) + (V-) ] / 2		V	
	Output voltage offset	VMID(IN) = ((V+) + (V-	-) / 2		2	4	mV	
	Input impedance	VMID(IN) pin, f = 1 kHz	Z		250		kΩ	
	Output resistance	VMID(OUT) pin			0.35		Ω	
	Output voltage noise	20 Hz to 20 kHz, C <sub>MID</sub>	= 1 µF		1.56		$\mu V_{RMS}$	
	Output capacitive load limit	Phase Margin > 45°, R	$I_{\rm ISO} = 0 \ \Omega$		150		pF	
OUTPU	Т	•		·				
		Positive rail	$R_L = 2 k\Omega$		350		mV	
.,	Voltage cutout outing from roll		$R_L = 600 \Omega$		1100			
Vo	Voltage output swing from rail		$R_L = 2 k\Omega$		430			
		Negative rail	R <sub>L</sub> = 600 Ω		1300			
Z <sub>OUT</sub>	Output impedance	f ≤ 100 kHz, I <sub>OUT</sub> = 0 A			< 1		Ω	
I <sub>SC</sub>	Short-circuit current	V <sub>S</sub> = ±18 V			±75		mA	
$C_{LOAD}$	Capacitive load drive			See	Figure 19		pF	
POWER	R SUPPLY				-			
	Quiescent current	I -0 A		8	10.5	12	mΛ	
IQ	Quiescent current	I <sub>OUT</sub> = 0 A	$T_A = -40^{\circ}C \text{ to } 125^{\circ}C^{(2)}$			14	mA	


#### 6.6 Typical Characteristics

at  $T_A = 25$ °C,  $V_S = \pm 18$  V,  $V_{CM} = V_{OUT} = midsupply$ , and  $R_L = 2$  k $\Omega$  (unless otherwise noted)



#### **Typical Characteristics (continued)**

at  $T_A = 25$ °C,  $V_S = \pm 18$  V,  $V_{CM} = V_{OUT} = midsupply$ , and  $R_L = 2$  k $\Omega$  (unless otherwise noted)







Figure 7. Frequency Response

Figure 8. Maximum Output Voltage vs Frequency







Figure 9. Common-Mode Rejection Ratio vs Frequency

Figure 10. Power Supply Rejection Ratio vs Frequency








Figure 11. Voltage Noise Spectral Density


### **Typical Characteristics (continued)**


at  $T_A = 25$ °C,  $V_S = \pm 18$  V,  $V_{CM} = V_{OUT} = midsupply$ , and  $R_L = 2$  k $\Omega$  (unless otherwise noted)





SMPTE 4:1 60 Hz and 7 kHz, 90-kHz Measurement Bandwidth











Figure 14. THD+N vs Output Amplitude



CCIF 19 kHz and 20 kHz, 90-kHz Measurement Bandwidth

Figure 16. CCIF Intermodulation Distortion vs Output **Amplitude** 





Figure 18. Supply Divider Output Impedance vs Frequency

# RUMENTS

#### **Typical Characteristics (continued)**


at  $T_A$  = 25°C,  $V_S$  = ±18 V,  $V_{CM}$  =  $V_{OUT}$  = midsupply, and  $R_L$  = 2 k $\Omega$  (unless otherwise noted)




REF / COM Pins Grounded REF / COM Pins Connected to VMID(OUT) -60 Channel Separation (dB) -80 -100 -120 -140 -160 -180 100k 1M 10M 10k Frequency (Hz)

Figure 19. Overshoot vs Capacitive Load

Figure 20. Channel Separation vs Frequency






10-mV Input Step

Figure 22. Large-Signal Step Response

10-V Input Step







Figure 24. Falling-Edge Settling Time



### **Typical Characteristics (continued)**


at  $T_A = 25$ °C,  $V_S = \pm 18$  V,  $V_{CM} = V_{OUT} = midsupply$ , and  $R_L = 2$  k $\Omega$  (unless otherwise noted)



Copyright © 2016, Texas Instruments Incorporated

#### **Typical Characteristics (continued)**

at  $T_A = 25$ °C,  $V_S = \pm 18$  V,  $V_{CM} = V_{OUT} = midsupply$ , and  $R_L = 2$  k $\Omega$  (unless otherwise noted)







Figure 31. Power Supply Current vs Power Supply Voltage

Figure 32. Power Supply Current vs Temperature







Figure 33. Input Common-Mode Voltage vs Output Voltage

Figure 34. Input Common-Mode Voltage vs Output Voltage






Figure 36. Input Common-Mode Voltage vs Output Voltage


Submit Documentation Feedback

Copyright © 2016, Texas Instruments Incorporated



### **Typical Characteristics (continued)**

at  $T_A$  = 25°C,  $V_S$  = ±18 V,  $V_{CM}$  =  $V_{OUT}$  = midsupply, and  $R_L$  = 2 k $\Omega$  (unless otherwise noted)






Figure 37. Input Common-Mode Voltage vs Output Voltage Figure 38. Input Common-Mode Voltage vs Output Voltage

Copyright © 2016, Texas Instruments Incorporated

SBOS818 – DECEMBER 2016 www.ti.com

## TEXAS INSTRUMENTS

#### 7 Detailed Description

#### 7.1 Overview

The INA1650 combines high-performance audio operational amplifier cores with high-precision resistor networks to provide exceptional audio performance and rejection of noise which may be externally coupled into the audio signal path. The two channels of the INA1650 use an instrumentation amplifier topology with a fixed unity gain to provide high input impedance and a high common-mode rejection ratio (CMRR). Unlike other line receiver products that use a simple four-resistor difference amplifier topology, the INA1650 topology provides excellent CMRR even with mismatched source impedances.

#### 7.2 Functional Block Diagram




Figure 39. INA1650 Simplified Internal Schematic


#### 7.3 Feature Description

#### 7.3.1 Audio Signal Path

There are two audio signal pathways present in the INA1650. Figure 40 highlights the basic elements present in each audio signal pathway. The primary elements are: input biasing resistors, electromagnetic interference (EMI) filtering, input buffers, and a difference amplifier. The primary role of an audio line receiver is to convert a differential input signal into a single-ended output signal while rejecting noise that is common to both inputs (common-mode noise). The difference amplifier (which consists of an op amp and four matched  $10\text{-k}\Omega$  resistors) accomplishes this task. The basic transfer function of the circuit is shown in Equation 1:

$$V_{OUT} = (V_{IN+} - V_{IN-}) + V_{REF}$$
(1)

#### **Feature Description (continued)**



Copyright © 2016, Texas Instruments Incorporated

Figure 40. INA1650 Audio Signal Path (Single Channel Shown)


The input buffers prevent external resistances (such as those from the PCB, connectors, or cables) from ruining the precise matching of the internal  $10\text{-k}\Omega$  resistors which would degrade the high common-mode rejection of the difference amplifier. As is typical of many amplifiers, a small bias current flows into or out of the buffer amplifier inputs. This current must flow to a common potential for the buffer to function properly. The input biasing resistors provide an internal pathway for this current to the COM pin. The COM pin can connect to ground in a dual-supply system or the output of the internal supply divider ( $V_{MID(OUT)}$ ) in single-supply applications. Finally, EMI filtering is added to the input buffers to prevent high-frequency interference signals from propagating through the audio signal pathway.

#### 7.3.2 Supply Divider

The INA1650 integrates a supply-divider circuit which may bias the input common-mode voltage and output reference voltage to the halfway point between the applied power supply voltages. The nominal output voltage of the supply divider circuit is shown in Equation 2:

$$V_{MID(OUT)} = \frac{VCC + VEE}{2}$$
 (2)

Figure 41 illustrates the internal topology of the supply-divider circuit. The supply divider consists of two  $500\text{-}k\Omega$  resistors connected between the VCC and VEE pins of the INA1650. The noninverting input of a buffer amplifier is connected to the midpoint of the voltage divider that is formed by the  $500\text{-}k\Omega$  resistors. The buffer amplifier provides a low-impedance output that is required to bias the REF pins without degrading the CMRR. For dual-supply applications where the supply divider circuit may not be used, no connection is required for the  $V_{\text{MID(IN)}}$  or  $V_{\text{MID(OUT)}}$  pins.



Copyright © 2016, Texas Instruments Incorporated

Figure 41. Internal Supply Divider Circuit

Product Folder Links: INA1650

SBOS818 – DECEMBER 2016 www.ti.com

## TEXAS INSTRUMENTS

#### **Feature Description (continued)**

#### 7.3.3 Electrical Overstress

Designers typically ask questions about the capability of an amplifier to withstand electrical overstress. These questions typically focus on the device inputs, but can involve the supply voltage pins or the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal ESD protection is built into these circuits to protect them from accidental ESD events both before and during product assembly. A good understanding of basic ESD circuitry and the relevance of circuitry to an electrical overstress event is helpful. Figure 42 illustrates the ESD circuits contained in the INA1650. The ESD protection circuitry involves several current-steering diodes that are connected from the input and output pins and routed back to the internal power-supply lines. This protection circuitry is intended to remain inactive during normal circuit operation. The input pins of the INA1650 are protected with internal diodes that are connected to the power-supply rails. These diodes clamp the applied signal to prevent the input circuitry from damage. If the input signal voltage exceeds the power supplies by more than 0.3 V, limit the input signal current to less than 10 mA to protect the internal clamp diodes. A series input resistor can typically limit the current. Some signal sources are inherently current-limited and do not require limiting resistors.




Figure 42. INA1650 Internal ESD Protection Circuitry (Single Channel and Supply-Divider Shown for Simplicity)

#### 7.3.4 Thermal Shutdown

If the junction temperature of the INA1650 exceeds approximately 170°C, a thermal shutdown circuit disables the amplifier to protect the device from damage. The amplifier is automatically re-enabled after the junction temperature falls below the shutdown threshold temperature. If the condition that caused excessive power dissipation is not removed, the amplifier oscillates between a shutdown and enabled state until the output fault is corrected.



### 7.4 Device Functional Modes

#### 7.4.1 Single-Supply Operation

The INA1650 can be used on single power supplies ranging from 4.5 V to 36 V. Use the COM and REF pins to level shift the internal voltages into a linear operating condition. Ideally, connecting the REF and COM pins to a midsupply potential (such as the  $V_{\text{MID}(\text{OUT})}$  pin) avoids saturating the output of the internal amplifiers.

Product Folder Links: INA1650

### 8 Application and Implementation

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.




#### 8.1 Application Information

#### 8.1.1 Input Common-Mode Range

The linear input voltage range of the INA1650 input circuitry extends from 350 mV inside the negative supply voltage to 2 V below the positive supply, and maintains 85-dB (minimum) common-mode rejection throughout this range. The INA1650 operates over a wide range of power supplies and V<sub>REF</sub> configurations; providing a comprehensive guide to common-mode range limits for all possible conditions is impractical. The common-mode range for most operating conditions is best calculated using the INA common-mode range calculating tool.

#### 8.1.2 Common-Mode Input Impedance

The high CMRR of many line receivers can degrade by impedance mismatches in the system. Figure 43 shows a common-mode noise source ( $V_{CM}$ ) connected to both inputs of a single channel of the INA1650. An external parasitic resistance ( $R_{EXT}$ ) represents the mismatch in impedances between the common-mode noise source and the inputs of the INA1650. This mismatched impedance may be due to PCB layout, connectors, cabling, passive component tolerances, or the circuit topology. The presence of  $R_{EXT}$  in series with the IN+ input degrades the overall CMRR of the system because the voltage at IN+ is no longer equal to the voltage at IN-. Therefore, a portion of the common-mode noise converts to a differential signal and passes to the output.



Copyright © 2016, Texas Instruments Incorporated

Figure 43. A Single Channel of the INA1650 Shown With Source Impedance Mismatch ( $R_{\text{EXT}}$ ) and Optional Resistor ( $R_{\text{COM}}$ )

While the INA1650 is significantly more resistant to these effects than typical line receivers, connecting a resistor ( $R_{COM}$ ) from the COM pin to the system ground further improves CMRR performance. Figure 44 shows the CMRR of the INA1650 (typical CMRR of 92 dB) for increasing source impedance mismatches. If the COM pin is connected directly to ground ( $R_{COM}$  equal to 0  $\Omega$ ), a 20- $\Omega$  source impedance mismatch degrades the CMRR from 92 dB to 83.7 dB. However, if  $R_{COM}$  has a value of 1 M $\Omega$ , the CMRR only degrades to 89.6 dB, which is an improvement of approximately 6 dB.




Figure 44. CMRR vs Source Impedance Mismatch for Different R<sub>COM</sub> Values

Copyright © 2016, Texas Instruments Incorporated

SBOS818 – DECEMBER 2016 www.ti.com

## TEXAS INSTRUMENTS


#### **Application Information (continued)**

 $R_{COM}$  does not need to be a high-precision resistor with a very tight tolerance. Low cost 5% or 1% resistors can be used with no degradation in overall performance. The addition of  $R_{COM}$  does not increase the noise of the audio signal path.


In single-supply systems where AC coupling is used at the inputs of the INA1650, adding  $R_{\text{COM}}$  lengthens the start-up time of the circuit. The input AC-coupling capacitors are charged to the midsupply voltage through the  $R_{\text{COM}}$  resistor, which may take a substantial amount of time if  $R_{\text{COM}}$  has a large value (such as 1  $\text{M}\Omega$ ). Do not use  $R_{\text{COM}}$  in these systems if start-up time is a concern. In dual-supply systems with input AC-coupling capacitors, the capacitor voltage does not need to be charged to a midsupply point, since the capacitor voltage settles to ground by default. Therefore,  $R_{\text{COM}}$  does not increase start-up time in dual-supply systems.

#### 8.1.3 Start-Up Time in Single-Supply Applications

The internal supply divider of the INA1650 is constructed using two  $500\text{-}k\Omega$  resistors connected in series between the VCC and VEE pins. These resistors are matched on-chip to provide a reference voltage that is exactly one half of the power supply voltage. Noise from the power supplies and thermal noise from the resistors degrades the overall audio performance of the INA1650 if allowed to enter the signal path. Therefore, TI recommends a filter capacitor ( $C_F$ ) is connected to the VMID(IN) pin, as shown in Figure 45 The  $C_F$  capacitor forms a low-pass filter with the internal  $500\text{-}k\Omega$  resistors. Noise above the corner frequency of this filter is passed to ground and is removed from the audio signal path. The corner frequency of the filter is shown in Equation 3:



Copyright © 2016, Texas Instruments Incorporated



Copyright © 2016, Texas Instruments Incorporated

Figure 45. Connect a Capacitor (C<sub>F</sub>) to the VMID(IN) Figure 46. A Zener Pin to Reduce Noise from the Voltage Divider Positive Supply (

Figure 46. A Zener Diode (ZD1) Connected to the Positive Supply Can Decrease Start-Up Time

When power is applied to the INA1650, the filter capacitor ( $C_F$ ) charges through the internal 500-k $\Omega$  resistors. If the  $C_F$  capacitor has a large value, the time required for  $V_{MID(OUT)}$  to reach the final midsupply voltage may be extensive. Adding a zener diode from the  $V_{MID(IN)}$  pin to the positive power supply (as shown in Figure 46) reduces this time. The zener voltage must be slightly greater than one half of the power supply voltage.


Using large AC-coupling capacitors increases the start-up time of the line receiver circuit in single-supply applications. When power is applied, the AC-coupling capacitors begin to charge to the midsupply voltage applied to the COM pin through a current flowing through the input resistors as shown in Figure 47. The INA1650 functions properly when the input common-mode voltage (and the capacitor voltage) is within the specified range. The time required for the input common-mode voltage to reach 98% of the final value is shown in Equation 4:

$$T_{98\%} = 4 \cdot R \cdot C_{IN} = 4 \cdot 500 \text{ k}\Omega \cdot C_{IN}$$
(4)

20 *Sub* 



#### Application Information (continued)



Copyright © 2016, Texas Instruments Incorporated

Figure 47. AC-Coupling Capacitors Charge to the Midsupply Voltage Through the Input Resistors

#### 8.1.4 Input AC Coupling

The signal path in most audio systems is typically AC-coupled to avoid the propagation of DC voltages, which can potentially damage loudspeakers or saturate power amplifiers. The capacitor values must be selected to pass the desired bandwidth of audio signals. The high-pass corner frequency is calculated with Equation 5:

$$F_{C} = \frac{1}{2 \cdot \pi \cdot (2 \cdot R_{IN}) \cdot C_{IN}} = \frac{1}{2 \cdot \pi \cdot R_{IN} \cdot C_{IN}}$$

$$C_{IN} \qquad IN + C_{IN} \qquad (5)$$

$$C_{IN} \qquad IN + C_{IN} \qquad (5)$$

Copyright © 2016, Texas Instruments Incorporated

Figure 48. AC-Coupling Capacitors Form a High-Pass Filter With INA1650 Input Resistors

Although the input resistors of the INA1650 are matched typically within 0.01%, large capacitors are usually mismatched. The mismatch in the values of the AC-coupling capacitors causes the corner frequencies at the two signal inputs (IN+ and IN-) to be different, which can degrade CMRR at low frequency. For this reason, TI recommends placing the high-pass corner frequency well below the audio bandwidth and to use a resistor in series with the COM pin ( $R_{COM}$ ), as shown in Figure 43 if possible. See the Common-Mode Input Impedance section for more information on placing a resistor in series with the COM pin. Figure 49 shows the effect of a 5% mismatch in the values of the input AC-coupling capacitors with and without an  $R_{COM}$  resistor. Comparing CMRR at 100 Hz: 1- $\mu$ F AC-coupling capacitors with a 5% mismatch degrade the CMRR to 75 dB, while 10- $\mu$ F capacitors and a 1-M $\Omega$   $R_{COM}$  resistor shows 92 dB of CMRR.

Product Folder Links: INA1650

#### **Application Information (continued)**





Figure 49. CMRR Degradation Due to a 5% Mismatch in AC-Coupling Capacitors

#### 8.1.5 Supply Divider Capacitive Loading

The VMID(OUT) pin of the INA1650 is stable with capacitive loads up to 150 pF. An isolation resistor ( $R_{\rm ISO}$  in Figure 50), must be used if capacitive loads larger than 150 pF are connected to the VMID(OUT) pin. Figure 50 shows the recommended configuration of an isolation resistor in series with the capacitive load. The REF pins of the INA1650 must connect directly to the VMID(OUT) pin before the isolation resistor. Any resistance placed between the VMID(OUT) pin and the reference pins degrades the CMRR of the device. Figure 51 shows the recommended value for the isolation resistor for increasing capacitive loads.



Copyright © 2016, Texas Instruments Incorporated

Figure 50. Place an Isolation Resistor Between the VMID(OUT) Pin and Large Capacitive Loads

#### **Application Information (continued)**





Figure 51. Recommended Isolation Resistor Value vs Capacitive Load

#### 8.2 Typical Application

The INA1650 device is designed to require a minimum number of external components to achieve data sheet-level performance in audio line-receiver applications. Figure 52 shows the INA1650 device used as a differential audio line receiver in split-supply systems that are common in professional audio applications. The line receiver recovers a differential audio signal which may have been affected by significant common-mode noise.



Copyright © 2016, Texas Instruments Incorporated

Figure 52. INA1650 Device Used as a Line Receiver for Differential Audio Signals in a Split-Supply System

#### 8.2.1 Design Requirements

Power Supply Voltage: ±18 V

Copyright © 2016, Texas Instruments Incorporated

- Frequency Response: < 0.1 dB deviation from 20 Hz to 20 kHz</li>
- Common-Mode Rejection Ratio: > 80 dB at 1 kHz
- THD+N: < -100 dB (4-dBu input signal, 1-kHz fundamental, 90-kHz measurement bandwidth)</li>

Product Folder Links

#### **Typical Application (continued)**

#### 8.2.2 Detailed Design Procedure


The passive components shown in Figure 52 are selected using the information given in the Application Information and Layout Guidelines sections. All 10-µF input AC-coupling capacitors (C1, C2, C3, and C4) maximize the CMRR performance at low frequency, as shown in Figure 49. The high-pass corner frequency for input signals meets the design requirement for frequency response, as Equation 6 shows:

$$F_{C} = \frac{1}{2 \cdot \pi \cdot R_{IN} \cdot C_{IN}} = \frac{1}{2 \cdot \pi \cdot (500 \text{ k}\Omega) \cdot (10 \text{ }\mu\text{F})} = 0.032 \text{ Hz}$$
(6)

 $1\text{-}M\Omega$  R<sub>COM</sub> resistors (R3 and R4) further improve CMRR performance at low frequency. Resistors R1, R2, R4, and R5 provide a discharge pathway for the AC-coupling capacitors in the event that audio equipment with a DC offset voltage is connected to the inputs of the circuit. These resistors are optional and may degrade the CMRR performance with mismatches in source impedance. Finally, capacitors C5, C6, C7, and C8 provide a low-impedance pathway for power supply noise to pass to ground rather than interfering with the audio signal. No connection is necessary on the  $V_{\text{MID(IN)}}$  and  $V_{\text{MID(OUT)}}$  pins because the supply-divider circuit is not used in this particular application.

#### 8.2.3 Application Curves

Figure 53 through Figure 58 illustrate the measured performance of the line receiver circuit. Figure 53 shows the measured frequency response. The gain of the circuit is 0 dB as expected with 0.1-dB magnitude variation at 10 Hz. The measured CMRR of the circuit (Figure 54) at 1 kHz equals 94 dB without any source impedance mismatch. Adding a 10- $\Omega$  source impedance mismatch degrades the CMRR at 1 kHz to 92 dB. The high-frequency degradation of CMRR shown in Figure 54 for the 10- $\Omega$  source impedance mismatch cases is due to the capacitance of the cables used for the measurement. The total harmonic distortion plus noise (THD+N) is plotted over frequency in Figure 55. For a 4-dBu (1.23  $V_{RMS}$ ) input signal level, the THD+N remains flat at -101.6 dB (0.0008%) over the measured frequency range. Increasing the signal level to 22 dBu further decreases the THD+N to -115.2 dB (0.00017%) at 1 kHz, but the THD+N rises above 7 kHz. Measuring the THD+N vs Output Amplitude (Figure 56) at 1 kHz shows a constant downward slope until the noise floor of the audio analyzer is reached at 5  $V_{RMS}$ . The constant downward slope indicates that noise from the device dominates THD+N at this frequency instead of distortion harmonics. Figure 57 and Figure 58 confirm this conclusion. For a 4–dBu signal level, the second harmonic is barely visible above the noise floor at -140 dBu. Increasing the signal level to 22 dBu produces distortion harmonics above the noise floor. The largest harmonic in this case is the second at -111.2 dBu, or -133.2 dB relative to the fundamental.







Figure 54. Common-Mode Rejection Ratio vs Frequency

Product Folder Links: INA1650

#### **Typical Application (continued)**



#### 8.3 Other Applications


The low noise and distortion of the INA1650 make the device well suited for a variety of applications in professional and consumer audio products. However, these same performance metrics make the INA1650 useful for industrial, test and measurement, and data-acquisition applications. The examples shown here are possible applications where the INA1650 provides exceptional performance.

#### 8.3.1 Differential Line Receiver for Single-Supply Applications

The INA1650 can simply operate in single-supply applications by connecting the COM and REF pins to the output of the internal supply divider.

 $(V_{MID(OUT})$ . Adding a 1- $\mu$ F capacitor to the  $V_{MID(IN)}$  pin to filters noise from the power supply and the internal voltage divider.

#### Other Applications (continued)



Copyright © 2016, Texas Instruments Incorporated

Figure 59. Differential Line Receiver for Single-Supply Applications

#### 8.3.2 Floating Single-Ended Input Line Receiver for Ground Loop Noise Reduction

Ground loops commonly form in audio systems where the equipment is interconnected with coaxial cables, which introduces significant common-mode noise. If the sheath of the coaxial cable is connected to the equipment chassis and safety ground, a ground loop forms, which includes the main electrical wiring and the audio signal path. The INA1650 can break these ground loops by floating the sheath of the coaxial cable through resistors (R3 and R4 in Figure 60) so ground noise appears at the inputs of the INA1650 as a common-mode signal. Capacitors C8 and C9 provide a high-frequency pathway to ground for radio frequency interference (RFI). A transient voltage suppressor (TVS) connected between the coaxial sheath and the chassis ground is shown in Figure 60. This TVS protects the inputs of the INA1650 in the event of an electrostatic discharge to the signal input.

#### Other Applications (continued)




Figure 60. Ground Loop Isolation in Single-Ended Systems

#### 8.3.3 Floating Single-Ended Input Line Receiver With Differential Outputs

The application in Figure 60 can be further extended to include differential outputs, which are necessary for audio ADCs and many Class-D amplifier devices. Figure 61 shows the addition of an OPA1688 audio operational amplifier to the outputs of the INA1650 that convert the single-ended outputs to differential outputs.




Figure 61. Single-Ended Line-Receiver Circuit With Differential Outputs

SBOS818 – DECEMBER 2016 www.ti.com

## TEXAS INSTRUMENTS

#### Other Applications (continued)

#### 8.3.4 TRS Audio Interface in Single-Supply Applications

The INA1650 can be used for auxiliary audio inputs which may use a tip-ring-sleeve (TRS) connector where both audio channels share a common ground connection. Figure 62 shows the INA1650 configured as a line receiver for a TRS interface to remove common-mode noise on the sleeve connection.




Figure 62. TRS Audio Interface in Single-Supply Applications

#### 8.3.5 Differential Line Driver With Single-Ended Input

The INA1650 can be employed in line-driver applications (Figure 63) where the precision matched internal resistor networks are useful in converting a single-ended signal to a balanced signal. Resistors R1 and R4 (shown in Figure 63) isolate the large cable capacitance from the outputs of the INA1650 to maintain stability. TI recommends AC-coupling capacitors C1 and C2 since the DC voltages of the connected equipment may be unknown. Resistors R2 and R3 dissipate any charge collected on the capacitors due to connecting equipment with a DC voltage present.



### Other Applications (continued)




Figure 63. INA1650 Used as a Balanced Audio Line Driver

#### 9 Power Supply Recommendations

The INA1650 operates from  $\pm 2.25$ -V to  $\pm 18$ -V supplies while maintaining excellent performance. However, some applications do not require equal positive and negative output voltage swing. With the INA1650, power-supply voltages do not need to be equal. For example, the positive supply can be set to 25 V with the negative supply at -5 V.

#### 10 Layout


#### 10.1 Layout Guidelines

For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Connect low-ESR, 1.0-µF and 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. Connecting bypass capacitors only from V+ to ground is acceptable in single-supply applications. Noise can propagate into analog circuitry through the power pins of this device. The bypass capacitors reduce the coupled noise by providing low-impedance pathways to ground.
- Connect the device REF pins to a low-impedance, low-noise, system reference point (such as an analog ground or the VMID(OUT) pin) with the shortest trace possible.
- Place the external components as close to the device as possible, as shown in Figure 64 and Figure 65.
- Use ground pours and planes to shield input signal traces and minimize additional noise introduced into the signal path.
- Keep the length of input traces equal and as short as possible. Route the input traces as a differential pair with as minimal spacing between them as possible.




#### 10.2 Layout Example



Copyright © 2016, Texas Instruments Incorporated

Figure 64. Layout Example for a Dual-Supply Line Receiver

#### **Layout Example (continued)**






Figure 65. Layout Example for a Single-Supply Line Receiver

SBOS818 - DECEMBER 2016 www.ti.com

#### 11 Device and Documentation Support

#### 11.1 Device Support

#### 11.1.1 Development Support

#### 11.1.1.1 TINA-TI™ (Free Software Download)

TINA™ is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI is a free, fully-functional version of the TINA software, preloaded with a library of macro models in addition to a range of both passive and active models. TINA-TI provides all the conventional dc, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a free download from the WEBENCH® Design Center, TINA-TI offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic guick-start tool.

#### NOTE

These files require that either the TINA software (from DesignSoft™) or TINA-TI software be installed. Download the free TINA-TI software from the TINA-TI folder.

#### 11.1.1.2 TI Precision Designs

TI Precision Designs are available online at http://www.ti.com/ww/en/analog/precision-designs/. TI Precision Designs are analog solutions created by TI's precision analog applications experts and offer the theory of operation, component selection, simulation, complete PCB schematic and layout, bill of materials, and measured performance of many useful circuits.

#### 11.2 Documentation Support

#### 11.2.1 Related Documentation

For related documentation see the following:

, Circuit Board Layout Techniques (SLOA089)

#### 11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.5 Trademarks

SoundPlus, E2E are trademarks of Texas Instruments.

TINA-TI is a trademark of Texas Instruments, Inc and DesignSoft, Inc.

TINA, DesignSoft are trademarks of DesignSoft, Inc.

All other trademarks are the property of their respective owners.

Copyright © 2016, Texas Instruments Incorporated





#### 11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



www.ti.com SBOS818 - D

### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: INA1650



#### PACKAGE OPTION ADDENDUM

5-Jan-2017

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
INA1650IPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	IN1650C	Samples
INA1650IPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	IN1650C	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



### **PACKAGE OPTION ADDENDUM**

5-Jan-2017

n no event shall TI's liability arising out of	such information exceed the total purchase pr	rice of the TI part(s) at issue in this	document sold by TI to Customer on an annual basis.

### PACKAGE MATERIALS INFORMATION

www.ti.com 27-Mar-2017

#### TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

	Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
I	INA1650IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 27-Mar-2017



#### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
I	INA1650IPWR	TSSOP	PW	14	2000	367.0	367.0	35.0	

PW (R-PDSO-G14)

#### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



#### IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.