



+14dBm to +20dBm LO Buffers/Splitters with ± 1 dB Variation

MAX9987/MAX9988

General Description

The MAX9987 and MAX9988 LO buffers/splitters each integrate a passive two-way power splitter with high-isolation input and output buffer amplifiers. These buffers are designed to provide the high output (+14dBm to +20dBm) necessary to drive the LO inputs of high-linearity passive mixers, while offering 40dB reverse isolation to prevent LO pulling. The MAX9987 is internally matched for the cellular/GSM bands, and the MAX9988 is matched for the DCS/PCS/UMTS bands.

The typical application circuit provides a nominal +17dBm output power with ± 1 dB variation over supply, temperature, and input power. With two optional resistors, the output power can be precision set from +14dBm to +20dBm. The devices offer more than 30dB output-to-output port isolation, and are offered in 5mm $\times$ 5mm 20-pin thin QFN packages with exposed paddle.

Applications

Cellular/GSM/DCS/PCS/UMTS Base Station
Tx/Rx LO Drive
Base Station Main and Diversity Channels
Coherent Receivers
ISM Wireless LAN
Wireless Local Loop
Local Multipoint Distribution Service
Point-to-Point Systems

Features


- ◆ ± 1 dB Output Power Variation
- ◆ +14dBm to +20dBm Adjustable Output Power
- ◆ Two-Way Power Splitting
- ◆ 40dB Reverse Isolation
- ◆ More than 30dB Output-to-Output Isolation
- ◆ Low Output Noise: -170dBc/Hz at +17dBm
- ◆ 160mA Supply Current at +17dBm
- ◆ Isolated PLL Output (+3dBm)

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	FREQUENCY RANGE
MAX9987 ETP-T	-40°C to 85°C	20 Thin QFN-EP*	700MHz to 1100MHz
MAX9988 ETP-T	-40°C to 85°C	20 Thin QFN-EP*	1500MHz to 2200MHz

*EP = Exposed paddle.

Typical Operating Circuit and Block Diagram



Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

+14dBm to +20dBm LO Buffers/Splitters with ± 1 dB Variation

ABSOLUTE MAXIMUM RATINGS

VCC1, VCC2, VCC3,
 VCCREF to GND.....-0.3V to +6.0V
 IN to GND.....-0.3V to (VCC + 0.3V)
 OUT1, OUT2,
 OUTPLL to GND.....-0.3V to (VCC + 0.3V)
 REF to GND.....Source/Sink 5mA
 INBIAS, OUTBIAS, to GND.....-0.3V to +0.75V
 PLLBIAS.....Sink 25mA
 RF Input Power.....+20dBm

Continuous Power Dissipation ($T_A = +70^\circ\text{C}$)
 5mm $\times$ 5mm 20-Pin Thin QFN (derate 20mW/ $^\circ\text{C}$
 above $+70^\circ\text{C}$).....1600mW
 θ_{JA}50 $^\circ\text{C}/\text{W}$
 Junction Temperature.....+150 $^\circ\text{C}$
 Operating Temperature Range.....-40 $^\circ\text{C}$ to +85 $^\circ\text{C}$
 Storage Temperature Range.....-65 $^\circ\text{C}$ to +150 $^\circ\text{C}$
 Lead Temperature (soldering, 10s).....+300 $^\circ\text{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS—MAX9987

(Typical Application Circuit, $V_{CC} = 4.75\text{V}$ to 5.25V , input and outputs terminated in 50Ω , $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$. Typical specifications are for $V_{CC} = 5.0\text{V}$ and $T_A = +25^\circ\text{C}$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage	V_{CC}		4.75	5.00	5.25	V
Supply Current	I_{CC}	Low power setting (see Table 1 for resistor values)		110		mA
		Nominal power setting (R_1 , R_2 , R_4 , and R_5 not installed)	139	155	171	
		High power setting (see Table 1 for resistor values)		221		

DC ELECTRICAL CHARACTERISTICS—MAX9988

(Typical Application Circuit, $V_{CC} = 4.75\text{V}$ to 5.25V , input and outputs terminated in 50Ω , $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$. Typical specifications are for $V_{CC} = 5.0\text{V}$ and $T_A = +25^\circ\text{C}$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage	V_{CC}		4.75	5.00	5.25	V
Supply Current	I_{CC}	Low power setting (see Table 1 for resistor values)		120		mA
		Nominal power setting (R_1 , R_2 , R_4 , and R_5 not installed)	150	162	175	
		High power setting (see Table 1 for resistor values)		229		

+14dBm to +20dBm LO Buffers/Splitters with ± 1 dB Variation

AC ELECTRICAL CHARACTERISTICS—MAX9987

(Typical Application Circuit, $V_{CC} = 4.75V$ to $5.25V$, 50Ω environment, $+4dBm < P_{IN} < +10dBm$, $700MHz < f_{IN} < 1100MHz$, $T_A = -40^\circ C$ to $+85^\circ C$, unless otherwise noted. Typical specifications are for $V_{CC} = 5.0V$, $P_{IN} = +7dBm$, $f_{IN} = 900MHz$, and $T_A = +25^\circ C$, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Frequency	f		700		1100	MHz
Output Power (Main Drivers)	P _{OUTLO}	Low power setting, $P_{IN} = +4dBm$ (see Table 1 for resistor values)		14.3		dBm
		Nominal power setting, $+4dBm < P_{IN} < +10dBm$, $4.75V < V_{CC} < 5.25V$, $-40^\circ C < T_A < +85^\circ C$ (R_1 , R_2 , R_4 , and R_5 not installed)		17.3 ± 0.8		
		High power setting, $P_{IN} = +10dBm$ (see Table 1 for resistor values)		19.7		
Output Power (PLL Driver)	P _{OUTPLL}			3.7		dBm
Input VSWR	VSWR _{IN}			1.2:1		
Output VSWR	VSWR _{OUT}			1.7:1		
Output-Noise Power Density	P _{NOISE}	$V_{CC} = 5.0V$, $\pm 100MHz$ offset (R_1 , R_2 , R_4 , and R_5 not installed)		-152		dBm/Hz
OUT1 to OUT2 Isolation	S ₂₃	$V_{CC} = 5.0V$, nominal power setting (R_1 , R_2 , R_4 , and R_5 not installed)		45		dB
OUT2 to OUT1 Isolation	S ₃₂	$V_{CC} = 5.0V$, nominal power setting (R_1 , R_2 , R_4 , and R_5 not installed)		39		dB
OUT1 to RFIN Isolation	S ₁₂	$V_{CC} = 5.0V$, nominal power setting (R_1 , R_2 , R_4 , and R_5 not installed)		48		dB
OUT2 to RFIN Isolation	S ₁₃	$V_{CC} = 5.0V$, nominal power setting (R_1 , R_2 , R_4 , and R_5 not installed)		50		dB

MAX9987/MAX9988

+14dBm to +20dBm LO Buffers/Splitters with ± 1 dB Variation

AC ELECTRICAL CHARACTERISTICS—MAX9988

(Typical Application Circuit, $V_{CC} = 4.75\text{V}$ to 5.25V , 50Ω environment, $+6\text{dBm} < P_{IN} < +12\text{dBm}$, $1500\text{MHz} < f_{IN} < 2200\text{MHz}$, and $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, unless otherwise noted. Typical specifications are for $V_{CC} = 5.0\text{V}$, $P_{IN} = +9\text{dBm}$, $f_{IN} = 1800\text{MHz}$, and $T_A = +25^\circ\text{C}$ unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Frequency	f		1500		2200	MHz
Output Power (Main Drivers)	P_{OUTLO}	Low power setting, $P_{IN} = +6\text{dBm}$ (see Table 1 for resistor values)		14.2		dBm
		Nominal power setting, $+6\text{dBm} < P_{IN} < +12\text{dBm}$, $4.75\text{V} < V_{CC} < 5.25\text{V}$, $-40^\circ\text{C} < T_A < +85^\circ\text{C}$ (R_1 , R_2 , R_4 , and R_5 not installed)		17.3 ± 0.8		
		High power setting, $P_{IN} = +12\text{dBm}$ (see Table 1 for resistor values)		19.5		
Output Power (PLL Driver)	P_{OUTPLL}			3.6		dBm
Input VSWR	$VSWR_{IN}$			1.5:1		
Output VSWR	$VSWR_{OUT}$			1.4:1		
Output-Noise Power Density	P_{NOISE}	$V_{CC} = 5.0\text{V}$, $\pm 100\text{MHz}$ offset		-152		dBm/Hz
OUT1 to OUT2 Isolation	S23	$V_{CC} = 5.0\text{V}$, nominal power setting (R_1 , R_2 , R_4 , and R_5 not installed)		33		dB
OUT2 to OUT1 Isolation	S32	$V_{CC} = 5.0\text{V}$, nominal power setting (R_1 , R_2 , R_4 , and R_5 not installed)		44		dB
OUT1 to RFIN Isolation	S12	$V_{CC} = 5.0\text{V}$, nominal power setting (R_1 , R_2 , R_4 , and R_5 not installed)		49		dB
OUT2 to RFIN Isolation	S13	$V_{CC} = 5.0\text{V}$, nominal power setting (R_1 , R_2 , R_4 , and R_5 not installed)		47		dB

Note 1: Devices are 100% DC screened and AC production tested for functionality. Data sheet typical specifications are derived from the average of 30 units from a typical lot, and are tested under the conditions specified for the typical specifications.


+14dBm to +20dBm LO Buffers/Splitters with ± 1 dB Variation

Typical Operating Characteristics


($V_{CC} = 5.0V$, nominal bias, $f_{IN} = 900MHz$, $P_{IN} = +7dBm$, $T_A = +25^\circ C$, unless otherwise noted.) (Shaded regions are outside the guaranteed operating range, and are provided for reference only.)

MAX9987


**SUPPLY CURRENT vs. OUTPUT POWER
OUTMAIN**




**OUTPUT POWER vs. INPUT POWER
OUT1**




**OUTPUT POWER vs. INPUT POWER
OUT2**




OUTPUT POWER vs. INPUT POWER, OUTPLL




OUTPUT POWER vs. FREQUENCY, OUT1




OUTPUT POWER vs. FREQUENCY, OUT2




OUTPUT POWER vs. FREQUENCY, PLL



**OUTPUT POWER AND SUPPLY CURRENT
vs. TEMPERATURE**



OUTPUT POWER vs. SUPPLY VOLTAGE











MAX9987/MAX9988

+14dBm to +20dBm LO Buffers/Splitters with ± 1 dB Variation

Typical Operating Characteristics (continued)

($V_{CC} = 5.0$ V, nominal bias, $f_{IN} = 900$ MHz, $P_{IN} = +7$ dBm, $T_A = +25^\circ\text{C}$, unless otherwise noted.) (Shaded regions are outside the guaranteed operating range, and are provided for reference only.)

MAX9987



+14dBm to +20dBm LO Buffers/Splitters with ± 1 dB Variation


Typical Operating Characteristics (continued)

($V_{CC} = 5.0V$, nominal bias, $f_{IN} = 1800MHz$, $P_{IN} = +7dBm$, $T_A = +25^\circ C$, unless otherwise noted.) (Shaded regions are outside the guaranteed operating range, and are provided for reference only.)


MAX9988

MAX9987/MAX9988


SUPPLY CURRENT vs. OUTPUT POWER




OUTPUT POWER vs. INPUT POWER, OUT1




OUTPUT POWER vs. INPUT POWER, OUT2




OUTPUT POWER vs. INPUT POWER, OUTPLL




OUTPUT POWER vs. FREQUENCY, OUT1




OUTPUT POWER vs. FREQUENCY, OUT2




OUTPUT POWER vs. FREQUENCY, OUTPLL



OUTPUT POWER AND SUPPLY CURRENT vs. TEMPERATURE



OUTPUT POWER vs. SUPPLY VOLTAGE




+14dBm to +20dBm LO Buffers/Splitters with ± 1 dB Variation

Typical Operating Characteristics (continued)


($V_{CC} = 5.0V$, nominal bias, $f_{IN} = 1800MHz$, $P_{IN} = +7dBm$, $T_A = +25^\circ C$, unless otherwise noted.) (Shaded regions are outside the guaranteed operating range, and are provided for reference only.)

MAX9988


**SUPPLY CURRENT
vs. SUPPLY VOLTAGE**




SMALL-SIGNAL GAIN vs. FREQUENCY




INPUT RETURN LOSS vs. FREQUENCY




OUTPUT RETURN LOSS vs. FREQUENCY




OUT TO IN ISOLATION vs. FREQUENCY




OUT TO OUT ISOLATION vs. FREQUENCY



PLL ISOLATION vs. FREQUENCY



OUTPUT NOISE vs. INPUT POWER



+14dBm to +20dBm LO Buffers/Splitters with ± 1 dB Variation

MAX9987/MAX9988

Pin Description

PIN	NAME	FUNCTION
1, 4, 8, 9, 13, 17, 18, EP	GND	Ground
2	IN	Input. Internally matched 50 Ω RF input. AC couple to this pin.
3	VCCREF	Supply. Supply connection for on-chip voltage and current references. See <i>Applications Information</i> for information on decoupling.
5	REF	Voltage Reference Output. Output for on-chip 1.5V bandgap voltage reference. See <i>Applications Information</i> section for information on decoupling.
6	BIASIN	Bias Connection for Input Buffer. Set compressed power point for input amplifier with a resistor to REF or GND. For +17dBm output power, no external biasing resistors are required. See <i>Applications Information</i> section for information.
7	BIASOUT	Bias Connection for Output Amplifiers. Set compressed power point for OUT1 and OUT2 with a resistor to REF or ground. For +17dBm output power, no external biasing resistors are required. See <i>Applications Information</i> section for information.
10	OUT2	Output 2. Internally matched 50 Ω RF output. AC couple to this pin.
11, 12	VCC3	Supply. Supply connection for OUT2.
14, 15	VCC2	Supply. Supply connection for OUT1.
16	OUT1	Output 1. Internally matched 50 Ω RF output. AC couple to this pin.
19	VCC1	Supply. Supply connection for input amplifier.
20	OUTPLL	Output PLL. Output for driving optional external PLL.

Detailed Description

The MAX9987/MAX9988 LO amplifiers/splitters each consist of a single input amplifier, a two-way passive power splitter, two separate output amplifiers, as well as a third buffer amplifier to drive the LO's PLL. The bias currents for the amplifiers are adjustable through off-chip resistors. This allows the output level to be precision set anywhere from +14dBm to +20dBm. The PLL output is preset to +3dBm (about 900mV_{P-P} into 50 Ω).

Power levels are typically ± 1 dB over the full supply, input power, frequency, and temperature range. Precision power control is achieved by internal control circuitry. Maintaining tight power control keeps the system engineer from over specifying the LO drive in order to guarantee a linearity specification in the base-station mixer.

More than 40dB isolation between the LO outputs and the input prevents VCO pulling, and the 30dB output-to-output isolation reduces branch-to-branch coupling.

The MAX9987 is specified from 700MHz to 1100MHz, and the MAX9988 is specified from 1500MHz to 2200MHz. Both are offered in compact 5mm $\times$ 5mm 20-pin QFN packages with exposed paddle.

Input Amplifier

A single low-noise input amplifier before the passive splitter provides gain and isolation. The compressed output power for this stage is controlled by the bias setting resistors R₁ or R₄ (see *Typical Application Circuit*). These resistors are not required for the nominal +17dBm output; see Table 1 for bias resistor values to obtain +14dBm to +20dBm output power.

The input is internally matched to 50 Ω , and typical VSWR is no more than 2:1 over all operating conditions. Since the input is internally biased, provide a DC block at the input pin.

PLL Amplifier and Output

A small amount of power is tapped off from the input amplifier's output, and fed to a high-isolation buffer to drive the PLL output at +3dBm. If the PLL output is not required, it can be disabled by removing R₃; disabling the PLL output saves 12mA supply current.

Passive Two-Way Splitter

The input amplifier drives an integrated power splitter. All impedance matching between stages is on-chip, so no external tuning components are required.

+14dBm to +20dBm LO Buffers/Splitters with ± 1 dB Variation

Table 1. External Resistor Values for +14dBm to +20dBm Output Power

NOMINAL OUTPUT POWER (dBm)	R ₁ (Ω)	R ₂ (Ω)	R ₄ (Ω)	R ₅ (Ω)	MAX9987 INPUT DRIVE (dBm)	MAX9988 INPUT DRIVE (dBm)
+20	1.35k	2.0k	Open	Open	10 $\pm$ 3	12 $\pm$ 3
+19	2.2k	3.0k	Open	Open	9 $\pm$ 3	11 $\pm$ 3
+18	5.0k	6.0k	Open	Open	8 $\pm$ 3	10 $\pm$ 3
+17	Open	Open	Open	Open	7 $\pm$ 3	9 $\pm$ 3
+16	Open	Open	1.8k	3.0k	6 $\pm$ 3	8 $\pm$ 3
+15	Open	Open	0.9k	1.1k	5 $\pm$ 3	7 $\pm$ 3
+14	Open	Open	0.6k	0.6k	4 $\pm$ 3	6 $\pm$ 3

Table 2. Component Values for Typical Application Circuit

DESIGNATION	COMPONENT VALUE	
	MAX9987 (LOWBAND)	MAX9988 (HIGHBAND)
C1, C6	100nF	100nF
C3	100pF	100nF
C2, C4, C5, C7, C8, C9, C12, C13, C14	47pF	22pF
C10, C11	5pF	10pF
R1, R2, R4, R5	See Table 1	See Table 1
R3	100 Ω	100 Ω

Driver Amplifiers and Outputs

Each of the output amplifiers are similar to the input amplifier, except they are biased higher to provide more output power. For example, with an input power of +10dBm, the MAX9987 can deliver +20dBm at both outputs. The bias is adjustable; see Table 1 for details.

Both RF outputs are internally matched to 50 Ω , with a typical VSWR limit of 2:1. Provide DC blocking capacitors at the outputs.

Applications Information

Input and Output Matching

All input and output matching is accomplished on-chip; no external matching circuitry is required. Use a DC block of about 47pF (lowband) or 22pF (highband) at the input and the outputs. Because these parts are internally broadband matched, adjusting external component values can optimize performance for a particular band.

Input Drive Level

In the case of the MAX9987, the typical required input drive level is +7dBm for +17dBm output, or +10dBm for +20dBm output. The MAX9988 uses slightly higher input levels (see Table 1). The typical VCO cannot provide sufficient drive by itself; the typical application follows the VCO with attenuation (about +3dB), and then with a low-noise gain block. This allows the VCO to drive the MAX9987/MAX9988 input at the required level without being load-pulled.

Output Drive Level

The output drive of the MAX9987/MAX9988 is nominally +17dBm $\pm$ 1dB. This is the typical application, with no external bias-setting resistors at INBIAS and OUTBIAS. Output power can be set from +14dBm to +20dBm by using the bias-setting resistor values listed in Table 1.

Layout Considerations

A properly designed PC board is an essential part of any RF/microwave circuit. Keep RF signal lines as short as possible to reduce losses, radiation, and inductance. For best performance, route the ground pin traces directly to the exposed pad underneath the package. This pad must be connected to the ground plane of the board by using multiple vias under the device to provide the best RF/thermal conduction path. Solder the exposed pad on the bottom of the device package to a PC board exposed pad.


Chip Information

TRANSISTOR COUNT: 89

PROCESS: BiCMOS

+14dBm to +20dBm LO Buffers/Splitters with ± 1 dB Variation

Typical Application Circuit/Pin Configuration




MAX9987/MAX9988

+14dBm to +20dBm LO Buffers/Splitters with ± 1 dB Variation

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



COMMON DIMENSIONS												
PKG	16L 5x5			20L 5x5			28L 5x5			32L 5x5		
SYMBOL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	0.80	0.90	1.00	0.80	0.90	1.00	0.80	0.90	1.00	0.80	0.90	1.00
A1	0.00	0.01	0.05	0.00	0.01	0.05	0.00	0.01	0.05	0.00	0.01	0.05
A2	0.00	0.65	1.00	0.00	0.65	1.00	0.00	0.65	1.00	0.00	0.65	1.00
A3	0.20	REF		0.20	REF		0.20	REF		0.20	REF	
b	0.28	0.33	0.40	0.23	0.28	0.35	0.18	0.23	0.30	0.18	0.23	0.30
D	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10
D1	4.75	BSC		4.75	BSC		4.75	BSC		4.75	BSC	
E	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10
E1	4.75	BSC		4.75	BSC		4.75	BSC		4.75	BSC	
e	0.80	BSC		0.65	BSC		0.50	BSC		0.50	BSC	
k	0.25	—	—	0.25	—	—	0.25	—	—	0.25	—	—
L	0.35	0.55	0.75	0.35	0.55	0.75	0.35	0.55	0.75	0.30	0.40	0.50
N	16			20			28			32		
ND	4			5			7			8		
NE	4			5			7			8		
P	0.00	0.42	0.60	0.00	0.42	0.60	0.00	0.42	0.60	0.00	0.42	0.60
ø	0"		12"	0"		12"	0"		12"	0"		12"

NOTES:

- DIE THICKNESS ALLOWABLE IS 0.305mm MAXIMUM (.012 INCHES MAXIMUM).
- DIMENSIONING & TOLERANCES CONFORM TO ASME Y14.5M, — 1994.
- N IS THE NUMBER OF TERMINALS.
- ND IS THE NUMBER OF TERMINALS IN X-DIRECTION & Ne IS THE NUMBER OF TERMINALS IN Y-DIRECTION.
4. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.20 AND 0.25mm FROM TERMINAL TIP.
6. THE PIN #1 IDENTIFIER MUST BE EXISTED ON THE TOP SURFACE OF THE PACKAGE BY USING INDENTATION MARK OR INK/LASER MARKED. DETAILS OF PIN #1 IDENTIFIER IS OPTIONAL, BUT MUST BE LOCATED WITHIN ZONE INDICATED.
- EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.
- ALL DIMENSIONS ARE IN MILLIMETERS.
- PACKAGE WARPAGE MAX 0.05mm.
9. APPLIED FOR EXPOSED PAD AND TERMINALS. EXCLUDE EMBEDDED PART OF EXPOSED PAD FROM MEASURING.
10. MEETS JEDEC M0220; EXCEPT DIMENSION "b".
11. APPLIED FOR EXPOSED PAD AND TERMINALS. EXCLUDE EMBEDDING PART OF EXPOSED PAD FROM MEASURING.
12. THIS PACKAGE OUTLINE APPLIES TO ANVIL SINGULATION (STEPPED SIDES).

DALLAS MAXIM SEMICONDUCTOR

PROPRIETARY INFORMATION

TITLE: PACKAGE OUTLINE, 16,20,28,32L QFN, 5x5x0,90 MM

APPROVAL

DOCUMENT CONTROL, REL. 21-0091

REV. 1 2/2

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

12 **Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600**