MB39C014

1 ch DC/DC Converter IC Built-in Switching FET, Synchronous Rectification, and Down Conversion Support

The MB39C014 is a current mode type 1-channel DC/DC converter IC built-in switching FET, synchronous rectification, and down conversion support. The device is integrated with a switching FET, oscillator, error amplifier, PWM control circuit, reference voltage source, and POWERGOOD circuit.
External inductor and decoupling capacitor are needed only for the external component.
As combining with external parts enables a DC/DC converter with a compact and high load response characteristic, this is suitable as the built-in power supply for such as mobile phone/PDA, DVDs, and HDDs.

Features

- High efficiency : 96% (Max)
- Output current (DC/DC) : 800 mA (Max)
- Input voltage range : 2.5 V to 5.5 V
- Operating frequency : 2.0/3.2 MHz (Typ)
- No flyback diode needed
- Low dropout operation : For 100% on duty
- Built-in high-precision reference voltage generator : 1.20 V ± 2%
- Consumption current in shutdown mode : 1 µA or less
- Built-in switching FET : P-ch MOS 0.3 Ω (Typ) N-ch MOS 0.2 Ω (Typ)
- High speed for input and load transient response in the current mode
- Over temperature protection
- Packaged in a compact package : SON10

Applications

- Flash ROMs
- MP3 players
- Electronic dictionary devices
- Surveillance cameras
- Portable GPS navigators
- Mobile phones etc.

Contents

1. Pin Assignment



(LCC-10P-M04)

2. Pin Descriptions

Pin No	Pin name	I/O	Description
1	LX	O	Inductor connection output pin. High impedance during shut down.
2	GND	—	Ground pin.
3	CTL	I	Control input pin. (L : Shut down / H : Normal operation)
4	VREF	O	Reference voltage output pin.
5	POWERGOOD	O	POWERGOOD circuit output pin. Internally connected to an N-ch MOS open drain circuit.
6	FSEL	I	Frequency switch pin. (L (open) : 2.0 MHz, H : 3.2 MHz)
7	VREFIN	I	Error amplifier (Error Amp) non-inverted input pin.
8	MODE	I	Use pin at L level or leave open.
9	OUT	I	Output voltage feedback pin.
10	VDD	—	Power supply pin.

3. I/O Pin Equivalent Circuit Diagram



4. Block Diagram



4.1 Current mode

■ Original voltage mode type:
Stabilize the output voltage by comparing two items below and on-duty control.
- ❒ Voltage (VC) obtained through negative feedback of the output voltage by Error Amp
- ❒ Reference triangular wave (VTRI)

■ Current mode type:
Instead of the triangular wave (V_{TRI}), the voltage (V_{IDET}) obtained through I-V conversion of the sum of currents that flow in the oscillator (rectangular wave generation circuit) and SW FET is used.
Stabilize the output voltage by comparing two items below and on-duty control.
- ❒ Voltage (V_C) obtained through negative feedback of the output voltage by Error Amp
- ❒ Voltage (V_{IDET}) obtained through I-V conversion of the sum of current that flow in the oscillator (rectangular wave generation circuit) and SW FET

Voltage mode type model



Current mode type model



Note :

The above models illustrate the general operation and an actual operation will be preferred in the IC.

5. Function Of Each Block

5.1 PWM Logic control circuit

The built-in P-ch and N-ch MOS FETs are controlled for synchronization rectification according to the frequency (2.0 MHz/3.2 MHz) oscillated from the built-in oscillator (square wave oscillation circuit).

5.2 I_{OUT} comparator circuit

This circuit detects the current (I_{LX}) which flows to the external inductor from the built-in P-ch MOS FET.

By comparing V_{IDET} obtained through I-V conversion of peak current I_{PK} of I_{LX} with the Error Amp output, the built-in P-ch MOS FET is turned off via the PWM Logic Control circuit.

5.3 Error Amp phase compensation circuit

This circuit compares the output voltage to reference voltages such as VREF. This IC has a built-in phase compensation circuit that is designed to optimize the operation of this IC. This needs neither to be considered nor addition of a phase compensation circuit and an external phase compensation device.

5.4 VREF circuit

A high accuracy reference voltage is generated with BGR (bandgap reference) circuit. The output voltage is 1.20 V (Typ).

5.5 POWERGOOD circuit

The POWERGOOD circuit monitors the voltage at the OUT pin. The POWERGOOD pin is open drain output.
Use the pin with pull-up using the external resistor in the normal operation.
When the CTL is at the H level, the POWERGOOD pin becomes the H level. However, if the output voltage drops because of over current and etc, the POWERGOOD pin becomes the L level.

Timing chart example : (POWERGOOD pin pulled up to VIN)



5.6 Protection circuit

This IC has a built-in over-temperature protection circuit.
The over-temperature protection circuit turns off both N-ch and P-ch switching FETs when the junction temperature reaches +135°C. When the junction temperature comes down to − 110°C, the switching FET is returned to the normal operation.
Since the PWM control circuit of this IC is in the control method in current mode, the current peak value is also monitored and controlled as required.

■ Function Table

MODE		Input		Output		
	Switching frequency	CTL	FSEL	OUTPUT pin voltage	VREF	POWERGOOD
Shutdown mode	—	L	*	Output stop	Output stop	Function stop
Operation mode	2.0 MHz	H	L	VOUT voltage output	1.2 V	Operation
	3.2 MHz	H	H			

* : Don't care

6. Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating		Unit
			Min	Max	
Power supply voltage	V_{DD}	VDD pin	− 0.3	+ 6.0	V
Signal input voltage	V_{ISIG}	OUT pin	− 0.3	V_{DD} + 0.3	V
		CTL, MODE, FSEL pins	− 0.3	V_{DD} + 0.3	
		VREFIN pin	− 0.3	V_{DD} + 0.3	
POWERGOOD pull-up voltage	V_{IPG}	POWERGOOD pin	− 0.3	+ 6.0	V
LX voltage	V_{LX}	LX pin	− 0.3	V_{DD} + 0.3	V
LX peak current	I_{PK}	I_{LX}	—	1.8	A
Power dissipation	P_D	Ta ≤ + 25°C	—	2632*1, *2, *3	mW
			—	980*1, *2, *4	
		Ta = + 85 °C	—	1053*1, *2, *3	mW
			—	392*1, *2, *4	
Operating ambient temperature	Ta	—	− 40	+ 85	°C
Storage temperature	T_{STG}	—	− 55	+ 125	°C

*1 : Power dissipation value between + 25°C and + 85°C is obtained by connecting these two points with a straight line

*2 : When mounted on a four- layer epoxy board of 11.7 cm × 8.4 cm

*3 : Connection at exposure pad with thermal via. (Thermal via 4 holes)

*4 : Connection at exposure pad, without a thermal via.

Notes:

- The use of negative voltages below − 0.3 V to the GND pin may create parasitic transistors on LSI lines, which can cause abnormal operation.
- This device can be damaged if the LX pin is short-circuited to VDD or GND.
- Take measures not to keep the FSEL pin falling below the GND potential of this IC as much as possible. In addition to erroneous operation, the IC may latch up and destroy itself if 110 mA or more current flows from this pin.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

7. Recommended Operating Conditions

Parameter	Symbol	Condition	Value			Unit
			Min	Typ	Max	
Power supply voltage	V_{DD}	—	2.5	3.7	5.5	V
VREFIN voltage	V_{REFIN}	—	0.15	—	1.20	V
CTL voltage	V_{CTL}	—	0	—	5.0	V
LX current	I_{LX}	—	—	—	800	mA
POWERGOOD current	I_{PG}	—	—	—	1	mA
VREF output current	I_{ROUT}	2.5 V ≤ V_{DD} ≤ 3.0 V	—	—	0.5	mA
		3.0 V ≤ V_{DD} ≤ 5.5 V	—	—	1	
Inductor value	L	2.0 MHz (FSEL = L)	—	2.2	—	µH
		3.2 MHz (FSEL = H)	—	1.5	—	

Note:

The output current from this device has a situation to decrease if the power supply voltage (V_{IN}) and the DC/DC converter output voltage (V_{OUT}) differ only by a small amount. This is a result of slope compensation and will not damage this device.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges.
Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

8. Electrical Characteristics

(Ta = + 25°C, VDD = 3.7 V, VOUT setting value = 2.5 V, MODE = 0 V)

Parameter		Symbol	Pin No.	Condition	Value			Unit
					Min	Typ	Max	
DC/DC converter block	Input current	$I_{REFIN}M$	7	V_{REFIN} = 0.833 V	−100	0	+ 100	nA
		$I_{REFIN}L$		V_{REFIN} = 0.15 V	−100	0	+ 100	nA
		$I_{REFIN}H$		V_{REFIN} = 1.20 V	−100	0	+ 100	nA
	Output voltage	V_{OUT}	9	V_{REFIN} = 0.833 V, OUT = −100 mA	2.45	2.50	2.55	V
	Input stability	LINE		2.5 V ≤ V_{DD} ≤ 5.5 V *1	—	10	—	mV
	Load stability	LOAD		− 100 mA ≥ OUT ≥ − 800 mA	—	10	—	mV
	Out pin input impedance	R_{OUT}		OUT = 2.0 V	0.6	1.0	1.5	MΩ
	LX peak current	I_{PK}	1	Output shorted to GND	0.9	1.2	1.7	A
	Oscillation frequency	f_{OSC1}		FSEL = 0 V	1.6	2.0	2.4	MHz
		f_{OSC2}		FSEL = 3.7 V	2.56	3.20	3.84	MHz
	Rise delay time	t_{PG}	3, 9	C1 = 4.7 µF, OUT = 0 A, VOUT = 90%	—	45	80	µs
	SW NMOS FET OFF voltage	V_{NOFF}	1	—	−40*	−20*	0*	mV
	SW PMOS FET ON resistance	R_{ONP}		LX = −100 mA	—	0.30	0.47	Ω
	SW NMOS FET ON resistance	R_{ONN}		LX = −100 mA	—	0.20	0.36	Ω
	LX leak current	$I_{LEAK}M$		0 ≤ LX ≤ V_{DD}*2	−1.0	—	+ 8.0	µA
		$I_{LEAK}H$		V_{DD} = 5.5 V, 0 ≤ LX ≤ V_{DD}*2	−2.0	—	+ 16.0	µA
Protection circuit block	Over temperature protection (Junction Temp.)	T_{OTPH}	—	—	+ 120*	+ 135*	+ 155*	°C
		T_{OTPL}			+ 95*	+ 110*	+ 130*	°C
	UVLO threshold voltage	V_{THH}	10	—	2.07	2.20	2.33	V
		V_{THL}			1.92	2.05	2.18	V
	UVLO hysteresis width	V_{HYS}		—	0.08	0.15	0.25	V

* : Standard design value

(Continued)

(Continued)

(Ta = + 25°C, VDD = 3.7 V, VOUT setting value = 2.5 V, MODE = 0 V)

Parameter		Symbol	Pin No.	Condition	Value			Unit
					Min	Typ	Max	
POWER GOOD block	POWERGOOD threshold voltage	V_{THPG}	5	*3	V_{REFIN} × 3 × 0.93	V_{REFIN} × 3 × 0.97	V_{REFIN} × 3 × 0.99	V
	POWERGOOD delay time	t_{DLYPG1}		FSEL = 0 V	—	250	—	µs
		t_{DLYPG2}		FSEL = 3.7 V	—	170	—	µs
	POWERGOOD output voltage	V_{OL}		POWERGOOD = 250 µA	—	—	0.1	V
	POWERGOOD output current	I_{OH}		POWERGOOD = 5.5 V	—	—	1.0	µA
Control block	CTL threshold voltage	V_{THHCT}	3	—	0.55	0.95	1.45	V
		V_{THLCT}		—	0.40	0.80	1.30	
	CTL pin input current	I_{ICTL}		CTL = 3.7 V	—	—	1.0	µA
	FSEL threshold voltage	V_{THHFS}	6	—	2.96	—	—	V
		V_{THLFS}		—	—	—	0.74	
Reference voltage block	VREF voltage	V_{REF}	4	VREF = −2.7 µA, OUT = −100 mA	1.176	1.200	1.224	V
	VREF load stability	L_{OADREF}		VREF = −1.0 mA	—	—	20	mV
General	Shut down power supply current	I_{VDD1}	10	CTL = 0 V, All circuits in OFF state	—	—	1.0	µA
		I_{VDD1H}		CTL = 0 V, VDD = 5.5 V	—	—	1.0	µA
	Standby power supply current (DC/DC)	I_{VDD2}		CTL = 3.7 V, OUT = 0 A, FSEL = 0 V	—	4.0	8.0	mA
	Power-on invalid current	I_{VDD}		CTL = 3.7 V, VOUT = 90%*4	—	800	1500	µA

*1 : The minimum value of V_{DD} is the 2.5 V or V_{OUT} setting value + 0.6 V, whichever is higher.

*2 : The + leak at the LX pin includes the current of the internal circuit.

*3 : Detected with respect to the output voltage setting value of V_{REFIN}

*4 : Current consumption based on 100% ON-duty (High side FET in full ON state). The SW FET gate drive current is not included because the device is in full ON state (no switching operation). Also the load current is not included.

9. Test Circuit For Measuring Typical Operating Characteristics



Output voltage = VREFIN × 2.97

Component	Specification	Vendor	Part Number	Remark
R1	1 MΩ	KOA	RK73G1JTTD D 1 MΩ	
R3-1 R3-2	7.5 kΩ 120 kΩ	SSM SSM	RR0816-752-D RR0816-124-D	At VOUT = 2.5 V setting
R4	300 kΩ	SSM	RR0816-304-D	
R5	1 MΩ	KOA	RK73G1JTTD D 1 MΩ	
C1	4.7 µF	TDK	C2012JB1A475K	
C2	4.7 µF	TDK	C2012JB1A475K	
C6	0.1 µF	TDK	C1608JB1H104K	For adjusting slow start time
L1	2.2 µH	TDK	VLF4012AT-2R2M	2.0 MHz operation
	1.5 µH	TDK	VLF4012AT-1R5M	3.2 MHz operation

Note :

These components are recommended based on the operating tests authorized.

TDK : TDK Corporation
SSM : SUSUMU Co., Ltd
KOA : KOA Corporation

10. Application Notes

10.1 Selection of components

10.1.1 Selection of an external inductor

Basically it dose not need to design inductor. This IC is designed to operate efficiently with a 2.2 µH (2.0 MHz operation) or 1.5 µH (3.2 MHz operation) inductor.

The inductor should be rated for a saturation current higher than the LX peak current value during normal operating conditions, and should have a minimal DC resistance. (100 mΩ or less is recommended.)

LX peak current value I_{PK} is obtained by the following formula.

$$I_{PK} = I_{OUT} + \frac{V_{IN} - V_{OUT}}{L} \times \frac{D}{fosc} \times \frac{1}{2} = I_{OUT} + \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{2 \times L \times fosc \times V_{IN}}$$

L : External inductor value
I_{OUT} : Load current
V_{IN} : Power supply voltage
V_{OUT} : Output setting voltage
D : ON- duty to be switched(= V_{OUT}/V_{IN})
fosc : Switching frequency (2.0 MHz or 3.2 MHz)

ex) At V_{IN} = 3.7 V, V_{OUT} = 2.5 V, I_{OUT} = 0.8 A, L = 2.2 µH, fosc = 2.0 MHz
The maximum peak current value I_{PK};

$$I_{PK} = I_{OUT} + \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{2 \times L \times fosc \times V_{IN}} = 0.8\,A + \frac{(3.7\,V - 2.5\,V) \times 2.5\,V}{2 \times 2.2\,\mu H \times 2\,MHz \times 3.7\,V} \fallingdotseq 0.89\,A$$

10.1.2 I/O capacitor selection

- Select a low equivalent series resistance (ESR) for the VDD input capacitor to suppress dissipation from ripple currents.

- Also select a low equivalent series resistance (ESR) for the output capacitor. The variation in the inductor current causes ripple currents on the output capacitor which, in turn, causes ripple voltages an output equal to the amount of variation multiplied by the ESR value. The output capacitor value has a significant impact on the operating stability of the device when used as a DC/DC converter. Therefore, Cypress generally recommends a 4.7 µF capacitor, or a larger capacitor value can be used if ripple voltages are not suitable. If the V_{IN}/V_{OUT} voltage difference is within 0.6 V, the use of a 10 µF output capacitor value is recommended.

- Types of capacitors
  Ceramic capacitors are effective for reducing the ESR and afford smaller DC/DC converter circuit. However, power supply functions as a heat generator, therefore avoid to use capacitor with the F-temperature rating (− 80% to + 20%). Cypress recommends capacitors with the B-temperature rating (± 10% to ± 20%).
  Normal electrolytic capacitors are not recommended due to their high ESR.
  Tantalum capacitor will reduce ESR, however, it is dangerous to use because it turns into short mode when damaged. If you insist on using a tantalum capacitor, Cypress recommends the type with an internal fuse.

10.2 Output voltage setting

The output voltage V_{OUT} of this IC is defined by the voltage input to VREFIN. Supply the voltage for inputting to VREFIN from an external power supply, or set the VREF output by dividing it with resistors.

The output voltage when the VREFIN voltage is set by dividing the VREF voltage with resistors is shown in the following formula.

$$V_{OUT} = 2.97 \times V_{REFIN}, \quad V_{REFIN} = \frac{R4}{R3 + R4} \times V_{REF}$$

($V_{REF} = 1.20$ V)



Note :

Refer to “Application Circuit Examples” for an example of this circuit.

Although the output voltage is defined according to the dividing ratio of resistance, select the resistance value so that the current flowing through the resistance does not exceed the VREF current rating (1 mA) .

10.3 About conversion efficiency

The conversion efficiency can be improved by reducing the loss of the DC/DC converter circuit.

The total loss (P_{LOSS}) of the DC/DC converter is roughly divided as follows :

$$P_{LOSS} = P_{CONT} + P_{SW} + P_C$$

P_{CONT} : Control system circuit loss (The power used for this IC to operate, including the gate driving power for internal SW FETs)

P_{SW} : Switching loss (The loss caused during switching of the IC's internal SW FETs)

P_C : Continuity loss (The loss caused when currents flow through the IC's internal SW FETs and external circuits)

The IC's control circuit loss (P_{CONT}) is extremely small, less than 100 mW with no load.

As the IC contains FETs which can switch faster with less power, the continuity loss (P_C) is more predominant as the loss during heavy-load operation than the control circuit loss (P_{CONT}) and switching loss (P_{SW}) .

Furthermore, the continuity loss (P_C) is divided roughly into the loss by internal SW FET ON-resistance and by external inductor series resistance.

$$P_C = I_{OUT}^2 \times (RDC + D \times R_{ONP} + (1 - D) \times R_{ONN})$$

D	: Switching ON-duty cycle (= V_{OUT} / V_{IN})
R_{ONP}	: Internal P-ch SW FET ON resistance
R_{ONN}	: Internal N-ch SW FET ON resistance
RDC	: External inductor series resistance
I_{OUT}	: Load current

The above formula indicates that it is important to reduce RDC as much as possible to improve efficiency by selecting components.

10.4 Power dissipation and heat considerations

The IC is so efficient that no consideration is required in most of the cases. However, if the IC is used at a low power supply voltage, heavy load, high output voltage, or high temperature, it requires further consideration for higher efficiency.

The internal loss (P) is roughly obtained from the following formula :

$$P = I_{OUT}^2 \times (D \times R_{ONP} + (1 - D) \times R_{ONN})$$

D	: Switching ON-duty cycle (= V_{OUT} / V_{IN})
R_{ONP}	: Internal P-ch SW FET ON resistance
R_{ONN}	: Internal N-ch SW FET ON resistance
I_{OUT}	: Output current

The loss expressed by the above formula is mainly continuity loss. The internal loss includes the switching loss and the control circuit loss as well but they are so small compared to the continuity loss they can be ignored.

In this IC with R_{ONP} greater than R_{ONN}, the larger the on-duty cycle, the greater the loss.

When assuming V_{IN} = 3.7 V, Ta = + 70°C for example, R_{ONP} = 0.42 Ω and R_{ONN} = 0.36 Ω according to the graph “MOS FET ON resistance vs. Operating ambient temperature”. The IC's internal loss P is 144 mW at V_{OUT} = 2.5 V and I_{OUT} = 0.6 A. According to the graph “Power dissipation vs. Operating ambient temperature”, the power dissipation at an operating ambient temperature Ta of + 70°C is 539 mW and the internal loss is smaller than the power dissipation.

10.5 Transient response

Normally, I_{OUT} is suddenly changed while V_{IN} and V_{OUT} are maintained constant, responsiveness including the response time and overshoot/undershoot voltage is checked. As this IC has built-in Error Amp with an optimized design, it shows good transient response characteristics. However, if ringing upon sudden change of the load is high due to the operating conditions, add capacitor C6 (e.g. 0.1 µF). (Since this capacitor C6 changes the start time, check the start waveform as well.) This action is not required for DAC input.



10.6 Board layout, design example

The board layout needs to be designed to ensure the stable operation of this IC.
Follow the procedure below for designing the layout.

- Arrange the input capacitor (Cin) as close as possible to both the VDD and GND pins. Make a thru-hole (TH) near the pins of this capacitor if the board has planes for power and GND.
- Large AC currents flow between this IC and the input capacitor (Cin), output capacitor (C_O), and external inductor (L). Group these components as close as possible to this IC to reduce the overall loop area occupied by this group. Also try to mount these components on the same surface and arrange wiring without thru-hole wiring. Use thick, short, and straight routes to wire the net (The layout by planes is recommended.).
- The feedback wiring to the OUT should be wired from the voltage output pin closest to the output capacitor (C_O). The OUT pin is extremely sensitive and should thus be kept wired away from the LX pin of this IC as far as possible.
- If applying voltage to the VREFIN pin through dividing resistors, arrange the resistors so that the wiring can be kept as short as possible. Also arrange them so that the GND pin of the VREFIN resistor is close to the IC's GND pin. Further, provide a GND exclusively for the control line so that the resistor can be connected via a path that does not carry current. If installing a bypass capacitor for the VREFIN, put it close to the VREFIN pin.
- Try to make a GND plane on the surface to which this IC will be mounted. For efficient heat dissipation when using the SON-10 package, Cypress recommends providing a thermal via in the footprint of the thermal pad.

10.7 Layout Example of IC SW components



10.8 Notes for Circuit Design

- The switching operation of this IC works by monitoring and controlling the peak current which, incidentally, serves as form of short-circuit protection. However, do not leave the output short-circuited for long periods of time. If the output is short-circuited where VIN < 2.9 V, the current limit value (peak current to the inductor) tends to rise. Leaving in the short-circuit state, the temperature of this IC will continue rising and activate the thermal protection.
  Once the thermal protection stops the output, the temperature of the IC will go down and operation will resume, after which the output will repeat the starting and stopping.
  Although this effect will not destroy the IC, the thermal exposure to the IC over prolonged hours may affect the peripherals surrounding it.

11. Example Of Standard Operation Characteristics

(Shown below is an example of characteristics for connection according to"Test Circuit For Measuring Typical Operating Characteristics").

Conversion efficiency vs. Load current (2.0 MHz)



Conversion efficiency vs. Load current (2.0 MHz)



Conversion efficiency vs. Load current (2.0 MHz)



Conversion efficiency vs. Load current (2.0 MHz)



(Continued)

Conversion efficiency vs. Load current (3.2 MHz)



Conversion efficiency vs. Load current (3.2 MHz)



Conversion efficiency vs. Load current (3.2 MHz)



Conversion efficiency vs. Load current (3.2 MHz)



(Continued)

Output voltage vs. Input voltage (2.0 MHz)



Output voltage vs. Input voltage (3.2 MHz)



Output voltage vs. Load current (2.0 MHz)



Output voltage vs. Load current (3.2 MHz)



(Continued)

Reference voltage vs. Input voltage



Reference voltage vs. Operating ambient temperature



Input current vs. Input voltage



Input current vs. Operating ambient temperature



(Continued)

Oscillation frequency vs. Input voltage (2.0 MHz)



Oscillation frequency vs. Input voltage (3.2 MHz)



Oscillation frequency vs. Operating ambient temperature (2.0 MHz)



Oscillation frequency vs. Operating ambient temperature (3.2 MHz)



(Continued)

MOS FET ON resistance vs. Input voltage



P-ch MOS FET ON resistance vs. Operating ambient temperature



N-ch MOS FET ON resistance vs. Operating ambient temperature



CTL threshold voltage V_{TH} vs. Input voltage



(Continued)

(Continued)

Power dissipation vs. Operating ambient temperature (With thermal via)



Power dissipation vs. Operating ambient temperature (without thermal via)



■ Switching waveforms



■ Startup waveform



Ta = +25 °C
VIN = 3.7 V
VOUT = 2.5 V
IOUT = 0 A
VREFIN Capacitor value = 0.1 µF



Ta = +25 °C
VIN = 3.7 V
VOUT = 2.5 V
IOUT = 0 A
No VREFIN Capacitor

■ Output waveforms at sudden load changes (0 mA ↔ 800 mA)



Ta = +25 °C
VIN = 3.7 V
VOUT = 2.5 V
VREFIN Capacitor value = 0.1 µF

■ Output waveforms at sudden load changes (100 mA ↔ 800 mA)



Ta = +25°C
VIN = 3.7 V
VOUT = 2.5 V
VREFIN Capacitor value = 0.1 µF

12. Application Circuit Examples

12.1 Application Circuit Example 1

■ An external voltage is input to the reference voltage external input (VREFIN) , and the V_{OUT} voltage is set to 2.97 times the V_{OUT} setting gain.



12.2 Application Circuit Example 2

■ The voltage of VREF pin is input to the reference voltage external input (VREFIN) by the dividing resistors. The V_{OUT} voltage is set to 2.5 V.



12.3 Application Circuit Example Components List

Component	Item	Part Number	Specification	Package	Vendor
L1	Inductor	VLF4012AT-2R2M	2.2 µH, RDC = 76 mΩ	SMD	TDK
		MIPW3226D2R2M	2.2 µH, RDC = 100 mΩ	SMD	FDK
C1	Ceramic capacitor	C2012JB1A475K	4.7 µF (10 V)	2012	TDK
C2	Ceramic capacitor	C2012JB1A475K	4.7 µF (10 V)	2012	TDK
R3	Resistor	RK73G1JTTD D 7.5 kΩ RK73G1JTTD D 120 kΩ	7.5 kΩ 120 kΩ	1608 1608	KOA
R4	Resistor	RK73G1JTTD D 300 kΩ	300 kΩ	1608	KOA
R5	Resistor	RK73G1JTTD D	1 MΩ ± 0.5%	1608	KOA

TDK : TDK Corporation

FDK : FDK Corporation

KOA : KOA Corporation

13. Usage Precautions

1. Do not configure the IC over the maximum ratings

If the IC is used over the maximum ratings, the LSI may be permanently damaged.
It is preferable for the device to normally operate within the recommended usage conditions. Usage outside of these conditions can adversely affect reliability of the LSI.

2. Use the devices within recommended operating conditions

The recommended operating conditions are the conditions under which the LSI is guaranteed to operate.
The electrical ratings are guaranteed when the device is used within the recommended operating conditions and under the conditions stated for each item.

3. Printed circuit board ground lines should be set up with consideration for common impedance

4. Take appropriate static electricity measures.

- Containers for semiconductor materials should have anti-static protection or be made of conductive material.
- After mounting, printed circuit boards should be stored and shipped in conductive bags or containers.
- Work platforms, tools, and instruments should be properly grounded.
- Working personnel should be grounded with resistance of 250 kΩ to 1 MΩ between body and ground.

5. Do not apply negative voltages.

The use of negative voltages below −0.3 V may create parasitic transistors on LSI lines, which can cause abnormal operation.

14. Ordering Information

Part number	Package	Remarks
MB39C014PN-❑❑❑E1	10-pin plastic SON (LCC-10P-M04)	Lead-free version

15. RoHS Compliance Information Of Lead (Pb) Free Version

The LSI products of Cypress with “E1” are compliant with RoHS Directive, and has observed the standard of lead, cadmium, mercury, hexavalent chromium, polybrominated biphenyls (PBB), and polybrominated diphenylethers (PBDE).

A product whose part number has trailing characters “E1” is RoHS compliant.

16. Marking Format (Lead Free Version)

17. Labeling Sample (Lead Free Version)



18. Evaluation Board Specification

The MB39C014 Evaluation Board provides the proper environment for evaluating the efficiency and other characteristics of the MB39C014.

■ Terminal information

Symbol	Functions
VIN	Power supply terminal. In standard condition 3.1 V to 5.5 V*. * When the VIN/VOUT difference is to be held within 0.6 V or less, such as for devices with a standard output voltage (VOUT = 2.5 V) when VIN < 3.1 V, Cypress recommends changing the output capacity (C1) to 10 µF.
VOUT	Output terminal.
VCTL	Power supply terminal for setting the CTL terminal. Use this terminal by connecting with CTL.
CTL	Direct supply terminal of CTL. CTL = 0 V to 0.80 V (Typ.) : Shutdown CTL = 0.95 V (Typ.) to VIN : Normal operation
MODE	TEST terminal OPEN or GND
VREF	Reference voltage output terminal. V_{REF} = 1.20 V (Typ.)
VREFIN	External reference voltage input terminal. When an external reference voltage is supplied, connect to this terminal.
FSEL	Operating frequency range setting terminal. FSEL = 0 V : 2.0 MHz operation FSEL = VIN : 3.2 MHz operation* * Cypress recommends changing the inductor to 1.5 µH.
POWERGOOD	POWERGOOD output terminal. “High” level output when if OUT voltage reaches 97% or more of output setting voltage.
PGND	Ground terminal. Connect power supply GND to the PGND terminal next to the VOUT terminal.
AGND	Ground terminal.

■ Startup terminal information

Terminal name	Condition	Functions
CTL	L : Open H : Connect to VCTL	ON/OFF switch for the IC. L : Shutdown H : Normal operation
FSEL	L : Open H : Connect to VCTL	Setting switch of FSEL terminal. L : 2.0 MHz operation H : 3.2 MHz operation.

■ Jumper information

JP	Functions
JP1	Short-circuited in the layout pattern of the board (normally used shorted).
JP2	Normally used shorted (0 Ω)

■ Setup and checkup

(1) Setup

(1) -1. Connect the CTL terminal to the VCTL terminal.

(1) -2. Connect the power supply terminal to the VIN terminal, and the power supply GND terminal to the PGND terminal.
(Example of setting power supply voltage : 3.7 V)

(2) Checkup

Supply power to VIN. The IC is operating normally if VOUT = 2.5 V (Typ).

■ Component layout on the evaluation board (Top View)



Top Side (Component side)



Bottom Side (Soldering side)

■ Evaluation board layout (Top View)



Top Side(Layer1)



Inside GND(Layer2)



Inside GND(Layer3)



Bottom Side(Layer4)

■ Connection diagram



■ Component list

Component	Part Name	Model Number	Specification	Package	Vendor	Remark
M1	IC	MB39C014PN	—	SON10	Cypress	
L1	Inductor	VLF4012AT-2R2M	2.2 µH, RDC = 76 mΩ	SMD	TDK	
C1	Ceramic capacitor	C2012JB1A475K	4.7 µF (10 V)	2012	TDK	
C2	Ceramic capacitor	C2012JB1A475K	4.7 µF (10 V)	2012	TDK	
C6	Ceramic capacitor	C1608JB1H104K	0.1 µF (50 V)	1608	TDK	
R1	Resister	RK73G1JTTD D 1 MΩ	1 MΩ ± 0.5%	1608	KOA	
R3-1	Resister	RR0816P-752-D	7.5 kΩ ± 0.5%	1608	SSM	
R3-2	Resister	RR0816P-124-D	120 kΩ ± 0.5%	1608	SSM	
R4	Resister	RR0816P-304-D	300 kΩ ± 0.5%	1608	SSM	
R5	Resister	RK73G1JTTD D 1 MΩ	1 MΩ ± 0.5%	1608	KOA	
SW1	Switch	—	—	—	—	Not mounted
JP1	Jumper	—	—	—	—	Pattern-shorted
JP2	Jumper	RK73Z1J	(50 mΩ, Max) 1 A	1608	KOA	

Note :

These components are recommended based on the operating tests authorized.

TDK : TDK Corporation

KOA : KOA Corporation

SSM : SUSUMU Co., Ltd

19. EV Board Ordering Information

EV Board Part No.	EV Board Version No.	Remarks
MB39C014EVB-06	MB39C014EVB-06 Rev.1.0	SON10

20. Package Dimension

10-pin plastic SON		
 (LCC-10P-M04)	Lead pitch	0.50 mm
	Package width × package length	3.00 mm × 3.00 mm
	Sealing method	Plastic mold
	Mounting height	0.75 mm MAX
	Weight	0.018 g

10-pin plastic SON
(LCC-10P-M04)



Dimensions in mm (inches).
Note: The values in parentheses are reference values.

Document History

Document Title: MB39C014 1 ch DC/DC Converter IC Built-in Switching FET, Synchronous Rectification, and Down Conversion Support Document Number: 002-08361				
Revision	**ECN**	**Orig. of Change**	**Submission Date**	**Description of Change**
**	—	TAOA	11/21/2008	Migrated to Cypress and assigned document number 002-08361. No change to document contents or format.
*A	5490964	TAOA	10/24/2016	Updated to Cypress template.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Lighting & Power Control	cypress.com/powerpsoc
Memory	cypress.com/memory
PSoC	cypress.com/psoc
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless/RF	cypress.com/wireless

PSoC®Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Forums | WICED IoT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support