



The following document contains information on Cypress products. Although the document is marked with the name "Spansion" and "Fujitsu", the company that originally developed the specification, Cypress will continue to offer these products to new and existing customers.

Continuity of Specifications

There is no change to this document as a result of offering the device as a Cypress product. Any changes that have been made are the result of normal document improvements and are noted in the document history page, where supported. Future revisions will occur when appropriate, and changes will be noted in a document history page.

Continuity of Ordering Part Numbers

Cypress continues to support existing part numbers. To order these products, please use only the Ordering Part Numbers listed in this document.

For More Information

Please contact your local sales office for additional information about Cypress products and solutions.

About Cypress

Cypress (NASDAQ: CY) delivers high-performance, high-quality solutions at the heart of today's most advanced embedded systems, from automotive, industrial and networking platforms to highly interactive consumer and mobile devices. With a broad, differentiated product portfolio that includes NOR flash memories, F-RAM™ and SRAM, Traveo™ microcontrollers, the industry's only PSoC® programmable system-on-chip solutions, analog and PMIC Power Management ICs, CapSense® capacitive touch-sensing controllers, and Wireless BLE Bluetooth® Low-Energy and USB connectivity solutions, Cypress is committed to providing its customers worldwide with consistent innovation, best-in-class support and exceptional system value.

16-bit Microcontroller

CMOS

F²MC-16LX MB90330A Series

MB90333A/F334A/F335A/V330A

■ DESCRIPTION

The MB90330A series are 16-bit microcontrollers designed for applications, such as personal computer peripheral devices, that require USB communications. The USB feature supports not only 12-Mbps Function operation but also HOST operation. It is equipped with functions that are suitable for personal computer peripheral devices such as displays and audio devices, and control of mobile devices that support USB communications. While inheriting the AT architecture of the F²MC family, the instruction set supports the C language and extended addressing modes and contains enhanced signed multiplication and division instructions as well as a substantial collection of improved bit manipulation instructions. In addition, long word processing is now available by introducing a 32-bit accumulator.

Note : F²MC is the abbreviation of FUJITSU Flexible Microcontroller.

■ FEATURES

• Clock

- Built-in oscillation circuit and PLL clock frequency multiplication circuit
- Oscillation clock
- The main clock is the oscillation clock divided into 2 (for oscillation 6 MHz : 3 MHz)
- Clock for USB is 48 MHz
- Machine clock frequency of 6 MHz, 12 MHz, or 24 MHz selectable
- Minimum execution time of instruction : 41.7 ns (6 MHz oscillation clock, 4-time multiplied : machine clock 24 MHz and at operating $V_{CC} = 3.3$ V).

• The maximum memory space : 16 Mbytes

• 24-bit addressing

(Continued)

For the information for microcontroller supports, see the following web site.

This web site includes the "**Customer Design Review Supplement**" which provides the latest cautions on system development and the minimal requirements to be checked to prevent problems before the system development.

<http://edevise.fujitsu.com/micom/en-support/>

MB90330A Series

(Continued)

- **Bank addressing**
- **Instruction system**
 - Data types : Bit, Byte, Word and Long word
 - Addressing mode (23 types)
 - Enhanced high-precision computing with 32-bit accumulator
 - Enhanced Multiply/Divide instructions with sign and the RETI instruction
- **Instruction system compatible with high-level language (C language) and multi-task**
 - Employing system stack pointer
 - Instruction set symmetry and barrel shift instructions
- **Program Patch Function (2 address pointer)**
- **4-byte instruction queue**
- **Interrupt function**
 - Priority levels are programmable
 - 32 interrupts function
- **Data transfer function**
 - Extended intelligent I/O service function (EI²OS) : Maximum of 16 channels
 - μ DMAC : Maximum 16 channels
- **Low Power Consumption Mode**
 - Sleep mode (with the CPU operating clock stopped)
 - Time-base timer mode (with the oscillator clock and time-base timer operating)
 - Stop mode (with the oscillator clock stopped)
 - CPU intermittent operation mode (with the CPU operating at fixed intervals of set cycles)
 - Watch mode (with 32 kHz oscillator clock and watch timer operating)
- **Package**
 - LQFP-120P (FPT-120P-M24 : 0.40 mm pin pitch)
 - LQFP-120P (FPT-120P-M21 : 0.50 mm pin pitch)
- **Process : CMOS technology**
- **Operation guaranteed temperature : – 40 °C to + 85 °C (0 °C to + 70 °C when USB is in use)**

■ INTERNAL PERIPHERAL FUNCTION (RESOURCE)

- **I/O port : Max 94 ports**
- **Time-base timer : 1 channel**
- **Watchdog timer : 1 channel**
- **Watch timer : 1 channel**
- **16-bit reload timer : 3 channels**
- **Multi-functional timer**
 - 16-bit free run timer : 1 channel
 - Output compare : 4 channels
An interrupt request can be output when the 16-bit free-run timer value matches the compare register value.
 - Input capture : 4 channels
Upon detection of the effective edge of the signal input to the external input pin, the input capture unit sets the input capture data register to the 16-bit free-run timer value to output an interrupt request.
 - 8/16-bit PPG timer (8-bit × 6 channels or 16-bit × 3 channels) the period and duty of the output pulse can be set by the program.
 - 16-bit PWC timer : 1 channel
Timer function and pulse width measurement function
- **UART : 4 channels**
 - Full-duplex double buffer (8-bit length)
 - Asynchronous transfer or clock-synchronous serial (Extended I/O serial) transfer can be set.
- **Extended I/O serial interface : 1 channel**
- **DTP/External interrupt circuit (8 channels)**
 - Activate the extended intelligent I/O service by external interrupt input
 - Interrupt output by external interrupt input
- **Delay interrupt output module**
 - Output an interrupt request for task switching
- **8/10-bit A/D converter : 16 channels**
 - 8-bit resolution or 10-bit resolution can be set.
- **USB : 1 channel**
 - USB function (correspond to USB Full Speed)
 - Full Speed is supported/Endpoint are specifiable up to six.
 - Dual port RAM (The FIFO mode is supported).
 - Transfer type : Control, Interrupt, Bulk, or Isochronous transfer possible
 - USB HOST function
- **I²C Interface : 3 channels**
 - Supports Intel SM bus standard and Phillips I²C bus standards
 - Two-wire data transfer protocol specification
 - Master and slave transmission/reception

MB90330A Series

■ PRODUCT LINEUP

Part number	MB90V330A	MB90F334A	MB90F335A	MB90333A
Type	For evaluation	Built-in Flash memory	Built-in Flash memory	Built-in MASK ROM
ROM capacity	No	384 Kbytes	512 Kbytes	256 Kbytes
RAM capacity	28 Kbytes	24 Kbytes	30 Kbytes	16 Kbytes
Emulator-specific power supply *	Yes	—		
CPU functions	Number of basic instructions : 351 instructions Minimum instruction execution time : 41.7 ns/at oscillation of 6 MHz (When 4 times are used : Machine clock of 24 MHz) Addressing type : 23 types Program Patch Function : For 2 address pointers Maximum memory space : 16 Mbytes			
Ports	I/O Ports (CMOS) 94 ports			
UART	Equipped with full-duplex double buffer Clock synchronous or asynchronous operation selectable It can also be used for I/O serial Built-in special baud-rate generator Built-in 4 channels			
16-bit reload timer	16-bit reload timer operation Built-in 3 channels			
Multi-functional timer	16-bit free run timer × 1 channel Output compare × 4 channels Input capture × 4 channels 8/16-bit PPG timer (8-bit mode × 6 channels, 16-bit mode × 3 channels) 16-bit PWC timer × 1 channel			
8/10-bit A/D converter	16 channels (input multiplex) 8-bit resolution or 10-bit resolution can be set. Conversion time : 7.16 μs at minimum (24 MHz machine clock at maximum)			
DTP/External interrupt	8 channels Interrupt factor : “L”→“H” edge/“H”→“L” edge/“L” level/“H” level selectable			
I ² C	3 channels			
Extended I/O serial interface	1 channel			
USB	1 channel USB function (correspond to USB Full Speed) USB HOST function			
External bus interface	For multi-bus/non-multi-bus			
Withstand voltage of 5 V	16 ports (excluding UTEST and I/O for I ² C)			
Low Power Consumption Mode	Sleep mode/Time-base timer mode/Stop mode/CPU intermittent mode/ Watch mode			
Process	CMOS			
Operating voltage	3.3 V ± 0.3 V (at maximum machine clock 24 MHz)			

* : It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the MB2147-01 or MB2147-20 hardware manual (3.3 Emulator-dedicated Power Supply Switching) about details.

■ PACKAGES AND PRODUCT MODELS


Package	MB90333A	MB90F334A	MB90F335A	MB90V330A
FPT-120P-M24 (LQFP-0.40 mm)	○	○	○	×
FPT-120P-M21 (LQFP-0.50 mm)	○	○	○	×
PGA-299C-A01 (PGA)	×	×	×	○

○ : Yes × : No

Note : For detailed information on each package, refer to “■ PACKAGE DIMENSIONS”.

MB90330A Series

PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin no.	Pin name	I/O Circuit type*	Function
108, 107	X0, X1	A	Terminals to connect the oscillator. When connecting an external clock, leave the X1 pin side unconnected.
13, 14	X0A, X1A	A	32 kHz oscillation terminals.
90	$\overline{\text{RST}}$	F	External reset input pin.
93 to 100	P00 to P07	H	General purpose input/output port. The ports can be set to be added with a pull-up resistor (RD00 to RD07 = 1) by the pull-up resistor setting register (RDR0). (When the power output is set, it is invalid.)
	AD00 to AD07		Function as an I/O pin for the low-order external address and data bus in multiplex mode.
	D00 to D07		Function as an output pin for the low-order external data bus in non-multiplex mode.
101 to 104	P10 to P13	H	General purpose input/output port. The ports can be set to be added with a pull-up resistor (RD10 to RD13 = 1) by the pull-up resistor setting register (RDR1). (When the power output is set, it is invalid.)
	AD08 to AD11		Function as an I/O pin for the high-order external address and data bus in multiplex mode.
	D08 to D11		Function as an output pin for the high-order external data bus in non-multiplex mode.
109 to 112	P14 to P17	H	General purpose input/output port. The ports can be set to be added with a pull-up resistor (RD14 to RD17 = 1) by the pull-up resistor setting register (RDR1). (When the power output is set, it is invalid.)
	AD12 to D15		Function as an I/O pin for the high-order external address and data bus in multiplex mode.
	D12 to D15		Function as an output pin for the high-order external data bus in non-multiplex mode.
113 to 116	P20 to P23	D	This is a general purpose I/O port. When the bits of external address output control register (HACR) are set to “1” in external bus mode, these pins function as general purpose I/O ports.
	A16 to A19		When the bits of external address output control register (HACR) are set to “0” in multiplex mode, these pins function as address high output pins.
			When the bits of external address output control register (HACR) are set to “0” in non-multiplex mode, these pins function as address high output pins.

(Continued)

MB90330A Series

Pin no.	Pin name	I/O Circuit type*	Function
117 to 120	P24 to P27	D	This is a general purpose I/O port. When the bits of external address output control register (HACR) are set to “1” in external bus mode, these pins function as general purpose I/O ports.
	A20 to A23		When the bits of external address output control register (HACR) are set to “0” in multiplex mode, these pins function as address high output pins.
			When the bits of external address output control register (HACR) are set to “0” in non-multiplex mode, these pins function as address high output pins.
	PPG0 to PPG3		Function as ch.0 to ch.3 output pins for the 8-bit PPG timer.
1	P30	D	General purpose input/output port.
	A00		Function as the external address pin in non-multi-bus mode.
	TIN1		Function as an event input pin for 16-bit reload timer ch.1.
2	P31	D	General purpose input/output port.
	A01		Function as the external address pin in non-multi-bus mode.
	TOT1		Function as the output pin for 16-bit reload timer ch.1.
3	P32	D	General purpose input/output port.
	A02		Function as the external address pin in non-multi-bus mode.
	TIN2		Function as an event input pin for 16-bit reload timer ch.2.
4	P33	D	General purpose input/output port.
	A03		Function as the external address pin in non-multi-bus mode.
	TOT2		Function as the output pin for 16-bit reload timer ch.2.
5 to 8	P34 to P37	D	General purpose input/output port.
	A04 to A07		Function as the external address pin in non-multi-bus mode.
9	P40	G	General purpose input/output port.
	A08		Function as the external address pin in non-multi-bus mode.
	TIN0		Function as an event input pin for 16-bit reload timer ch.0.
10	P41	G	General purpose input/output port.
	A09		Function as the external address pin in non-multi-bus mode.
	TOT0		Function as the output pin for 16-bit reload timer ch.0.
11	P42	G	General purpose input/output port.
	A10		Function as the external address pin in non-multi-bus mode.
	SIN0		Function as a data input pin for UART ch.0.
12	P43	G	General purpose input/output port.
	A11		Function as the external address pin in non-multi-bus mode.
	SOT0		Function as a data output pin for UART ch.0.
17	P44	G	General purpose input/output port.
	A12		Function as the external address pin in non-multi-bus mode.
	SCK0		Function as a clock I/O pin for UART ch.0.

(Continued)

Pin no.	Pin name	I/O Circuit type*	Function
18	P45	G	General purpose input/output port.
	A13		Function as the external address pin in non-multi-bus mode.
	SIN1		Function as a data input pin for UART ch.1.
19	P46	G	General purpose input/output port.
	A14		Function as the external address pin in non-multi-bus mode.
	SOT1		Function as a data output pin for UART ch.1.
20	P47	G	General purpose input/output port.
	A15		Function as the external address pin in non-multi-bus mode.
	SCK1		Function as a clock I/O pin for UART ch.1.
81	P50	L	General purpose input/output port.
	ALE		Function as the address latch enable signal pin in external bus mode.
82	P51	L	General purpose input/output port.
	$\overline{RD}$		Function as the read strobe output pin in external bus mode.
83	P52	L	General purpose input/output port.
	$\overline{WRL}$		Function as the data write strobe output pin on the lower side in external bus mode. This pin functions as a general-purpose I/O port when the WRE bit in the EPCR register is "0".
84	P53	L	General purpose input/output port.
	$\overline{WRH}$		Function as the data write strobe output pin on the higher side in bus width 16-bit external bus mode. This pin functions as a general-purpose I/O port when the WRE bit in the EPCR register is "0".
85	P54	L	General purpose input/output port.
	HRQ		Function as the hold request input pin in external bus mode. This pin functions as a general-purpose I/O port when the HDE bit in the EPCR register is "0".
86	P55	L	General purpose input/output port.
	$\overline{HAK}$		Function as the hold acknowledge output pin in external bus mode. This pin functions as a general-purpose I/O port when the HDE bit in the EPCR register is "0".
91	P56	L	General purpose input/output port.
	RDY		Function as the external ready input pin in external bus mode. This pin functions as a general-purpose I/O port when the RYE bit in the EPCR register is "0".
92	P57	L	General purpose input/output port.
	CLK		Function as the machine cycle clock output pin in external bus mode. This pin functions as a general-purpose I/O port when the CKE bit in the EPCR register is "0".
21, 22	P60, P61	C	General purpose input/output port. (With stand voltage of 5 V)
	INT0, INT1		Function as external interrupt ch.0 and ch.1 input pins.

(Continued)

MB90330A Series

Pin no.	Pin name	I/O Circuit type*	Function
23	P62	C	General purpose input/output ports. (Withstand voltage of 5 V)
	INT2		Function as an external interrupt ch.2 input pin.
	SIN		Extended I/O serial interface data input pin.
24	P63	C	General purpose input/output port. (Withstand voltage of 5 V)
	INT3		Function as an external interrupt ch.3 input pin.
	SOT		Extended I/O serial interface data output pin.
25	P64	C	General purpose input/output port. (Withstand voltage of 5 V)
	INT4		Function as an external interrupt ch.4 input pin.
	SCK		Extended I/O serial interface clock input/output pin.
26	P65	C	General purpose input/output port. (Withstand voltage of 5 V)
	INT5		Function as an external interrupt ch.5 input pin.
	PWC		Function as the PWC input pin.
27	P66	C	General purpose input/output port. (Withstand voltage of 5 V)
	INT6		Function as an external interrupt ch.6 input pin.
	SCL0		Function as the ch.0 clock I/O pin for the I ² C interface. Set port output to High-Z during I ² C interface operations.
28	P67	C	General purpose input/output port. (Withstand voltage of 5 V)
	INT7		Function as an external interrupt ch.7 input pin.
	SDA0		Function as the ch.0 data I/O pin for the I ² C interface. Set port output to High-Z during I ² C interface operations.
39 to 46	P70 to P77	I	General purpose input/output port.
	AN0 to AN7		Function as input pins for analog ch.0 to ch.7.
48 to 55	P80 to P87	I	General purpose input/output port.
	AN8 to AN15		Function as input pins for analog ch.8 to ch.15.
29	P90	D	General purpose input/output port.
	SIN2		Function as a data input pin for UART ch.2.
30	P91	D	General purpose input/output port.
	SOT2		Function as a data output pin for UART ch.2.
31	P92	D	General purpose input/output port.
	SCK2		Function as a clock I/O pin for UART ch.2.
32	P93	D	General purpose input/output port.
	SIN3		Function as a data input pin for UART ch.3.
33	P94	D	General purpose input/output port.
	SOT3		Function as a data output pin for UART ch.3.
34	P95	D	General purpose input/output port.
	SCK3		Function as a clock I/O pin for UART ch.3.
35	P96	C	General purpose input/output port. (Withstand voltage of 5 V)
	ADTG		Function as the external trigger input pin when the A/D converter is being used.
	FRCK		Function as the external clock input pin when the free-run timer is being used.

(Continued)

(Continued)

Pin no.	Pin name	I/O Circuit type*	Function
56 to 59	PA0 to PA3	C	General purpose input/output port. (Withstand voltage of 5 V)
	IN0 to IN3		Function as the input capture ch.0 to ch.3 trigger inputs.
60 to 63	PA4 to PA7	C	General purpose input/output port. (Withstand voltage of 5 V)
	OUT0 to OUT3		Function as the output compare ch.0 to ch.3 event output pins.
64	PB0	C	General purpose input/output port. (Withstand voltage of 5 V)
	SCL1		Function as the ch.1 clock I/O pin for the I ² C interface. Set port output to High-Z during I ² C interface operations.
65	PB1	C	General purpose input/output port. (Withstand voltage of 5 V)
	SDA1		Function as the ch.1 data I/O pin for the I ² C interface. Set port output to High-Z during I ² C interface operations.
66	PB2	C	General purpose input/output port. (Withstand voltage of 5 V)
	SCL2		Function as the ch.2 clock I/O pin for the I ² C interface. Set port output to High-Z during I ² C interface operations.
67	PB3	C	General purpose input/output port. (Withstand voltage of 5 V)
	SDA2		Function as the ch.2 data I/O pin for the I ² C interface. Set port output to High-Z during I ² C interface operations.
68	PB4	C	General purpose input/output port. (Withstand voltage of 5 V)
69, 70	PB5, PB6	D	General purpose input/output port.
	PPG4, PPG5		Function as ch.4 and ch.5 output pins for the 8-bit PPG timer.
71	UTEST	C	USB test pin. Connect this to a pull-down resistor during normal usage.
73	DVM	K	USB function D– pin.
74	DVP	K	USB function D+ pin.
77	HVM	K	USB HOST D– pin.
78	HVP	K	USB HOST D+ pin.
80	HCON	E	External pull-up resistor connect pin.
36	AVcc	—	A/D converter power supply pin.
37	AVRH	J	A/D converter external reference power supply pin.
38	AVss	—	A/D converter power supply pin.
87 to 89	MD2 to MD0	B	Operation mode select input pin.
15, 75, 79, 105	Vcc	—	Power supply pin.
16, 47, 72, 76, 106	Vss	—	Power supply pin (GND).

* : For circuit information, refer to “■ I/O CIRCUIT TYPE”.

MB90330A Series

■ I/O CIRCUIT TYPE

Type	Circuit	Remarks
A		• High-rate oscillation feedback resistor, approx. 1 MΩ • Low-rate oscillation feedback resistor, approx. 10 MΩ • With standby control
B		CMOS hysteresis input
C		• CMOS hysteresis input • N-ch open drain output
D		• CMOS output • CMOS hysteresis input (With input interception function at standby) Notes : • Share one output buffer because both output of I/O port and internal resource are used. • Share one input buffer because both input of I/O port and internal resource are used.
E		CMOS output
F		CMOS hysteresis input with pull-up resistor

(Continued)

Type	Circuit	Remarks
G	Open drain control signal CMOS hysteresis input Standby control signal	• CMOS output • CMOS hysteresis input (With input interception function at standby) - With open drain control signal
H	CTL CMOS input Standby control signal	• CMOS output • CMOS input (With input interception function at standby) • With input pull-up register control
I	CMOS hysteresis input Standby control signal A/D converter analog input	• CMOS output • CMOS hysteresis input (With input interception function at standby) • Analog input (The A/D converter analog input is enabled when the corresponding bit in the analog input enable register (ADER) is 1.) Notes: • Because the output of the I/O port and the output of internal resources are used combinedly, one output buffer is shared. • Because the input of the I/O port and the input of internal resources are used combinedly, one input buffer is shared.
J	AVRH input A/D converter analog input enable signal	A/D converter (AVRH) voltage input pin

(Continued)

MB90330A Series

(Continued)

Type	Circuit	Remarks
K	D + input D - input Differential input Full D + output Full D - output Low D + output Low D - output Direction Speed	USB I/O pin
L	P-ch N-ch Pout Nout CMOS input Standby control signal	• CMOS output • CMOS input • With standby control

■ HANDLING DEVICES

1. Preventing latch-up and turning on power supply

Latch-up may occur on CMOS IC under the following conditions:

- If a voltage higher than V_{CC} or lower than V_{SS} is applied to input and output pins.
- A voltage higher than the rated voltage is applied between V_{CC} pin and V_{SS} pin.
- If the AV_{CC} power supply is turned on before the V_{CC} voltage.

Ensure that you apply a voltage to the analog power supply at the same time as V_{CC} or after you turn on the digital power supply (when you perform power-off, turn off the analog power supply first or at the same time as V_{CC} and the digital power supply).

If latch-up occurs, the supply current increases rapidly, sometimes resulting in thermal breakdown of the device. Use meticulous care not to let any voltage exceed the maximum rating.

2. Treatment of unused pins

Leaving unused input pins unconnected can cause abnormal operation or latch-up, leading to permanent damage.

Unused input pins should always be pulled up or down through resistance of at least 2 k Ω . Any unused input/output pins may be set to output mode and left open, or set to input mode and treated the same as unused input pins. If there is unused output pin, make it to open.

3. Treatment of power supply pins on models with A/D converters


Even when the A/D converters are not in use, be sure to make the necessary connections $AV_{CC} = AVR_H = V_{CC}$, and $AV_{SS} = V_{SS}$.

4. About the attention when the external clock is used

Even when using an external clock signal, an oscillation stabilization delay is applied after a power-on reset or when recovering from sub clock or stop mode. When using an external clock, 25 MHz should be the upper frequency limit.

The following figure shows a sample use of external clock signals.

- Using external clock



5. Treatment of power supply pins (V_{CC}/V_{SS})

In products with multiple V_{CC} or V_{SS} pins, the pins of the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect the pins to external power supply and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating. Moreover, connect the current supply source with the V_{CC} and V_{SS} pins of this device at the low impedance.

It is also advisable to connect a ceramic bypass capacitor of approximately 0.1 μF between V_{CC} pin and V_{SS} pin near this device.

6. About Crystal oscillator circuit

Noise near the X0/X1 pins and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1 pins and X0A/X1A pins, the crystal oscillator (or the ceramic oscillator) and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended to design the PC board artwork with the X0/X1 pins and X0A/X1A pins surrounded by ground plane because stable operation can be expected with such a layout.

Please ask the crystal maker to evaluate the oscillational characteristics of the crystal and this device.

7. Caution on Operations during PLL Clock Mode

On this microcontroller, if in case the crystal oscillator breaks off or an external reference clock input stops while the PLL clock mode is selected, a self-oscillator circuit contained in the PLL may continue its operation at its self-running frequency. However, Fujitsu will not guarantee results of operations if such failure occurs.

8. Stabilization of supply voltage

A sudden change in the supply voltage may cause the device to malfunction even within the V_{CC} supply voltage operating range. For stabilization reference, the supply voltage should be stabilized so that V_{CC} ripple variations (peak-to-peak value) at commercial frequencies (50 Hz/60 Hz) fall below 10% of the standard V_{CC} supply voltage and the transient regulation does not exceed 0.1 V/ms at temporary changes such as power supply switching.

9. When the dual-supply is used as a single-supply device

If you are using only a single-system of the MB90330A series that come in the dual-system product, use it with $X0A = V_{SS}$: $X1A = OPEN$.

10. Writing to flash memory

For serial writing to flash memory, always make sure that the operating voltage V_{CC} is between 3.13 V and 3.6 V.


For normal writing to flash memory, always make sure that the operating voltage V_{CC} is between 3.0 V and 3.6 V.

11. Serial communication

There is a possibility to receive wrong data due to noise or other causes on the serial communication. Therefore, design a printed circuit board so as to avoid noise.

Consider receiving of wrong data when designing the system. For example, apply a checksum to detect an error. If an error is detected, retransmit the data.

■ BLOCK DIAGRAM



* : Channel for use in 8-bit mode. 3 channels (ch.1, ch.3, ch.5) are used in 16-bit mode.

Note : I/O ports share pins with peripheral function (resources) .

For details, refer to "■ PIN ASSIGNMENT" and "■ PIN DESCRIPTION".

Note also that pins used for peripheral function (resources) cannot serve as I/O ports.

MB90330A Series

■ MEMORY MAP



Memory map of MB90330A series (1/3)

Single chip mode (with ROM mirror function)

MB90V330A	MB90F334A	MB90F335A	MB90333A
FFFFFFFH ROM (FF bank) FF0000H ROM (FE bank) FEFFFFFFH FE0000H ROM (FD bank) FDFFFFFFH FD0000H ROM (FC bank) FCFFFFFFH FC0000H ROM (FB bank) FBFFFFFFH FB0000H ROM (FA bank) FAFFFFFFH FA0000H ROM (F9 bank) F9FFFFFFH F90000H ROM (F8 bank) F8FFFFFFH F80000H 00FFFFFFH ROM (image of FF bank) 008000H 007FFFFH Peripheral area 007900H 007100H RAM area (28 Kbytes) 000100H Register 0000FBH Peripheral area 000000H	FFFFFFFH ROM (FF bank) FF0000H ROM (FE bank) FEFFFFFFH FE0000H ROM (FD bank) FDFFFFFFH FD0000H FCFFFFFFH FC0000H ROM (FB bank) FBFFFFFFH FB0000H ROM (FA bank) FAFFFFFFH FA0000H ROM (F9 bank) F9FFFFFFH F90000H F8FFFFFFH F80000H 00FFFFFFH ROM (image of FF bank) 008000H 007FFFFH Peripheral area 007900H 006100H RAM area (24 Kbytes) 000100H Register 0000FBH Peripheral area 000000H	FFFFFFFH ROM (FF bank) FF0000H ROM (FE bank) FEFFFFFFH FE0000H ROM (FD bank) FDFFFFFFH FD0000H ROM (FC bank) FCFFFFFFH FC0000H ROM (FB bank) FBFFFFFFH FB0000H ROM (FA bank) FAFFFFFFH FA0000H ROM (F9 bank) F9FFFFFFH F90000H ROM (F8 bank) F8FFFFFFH F80000H 00FFFFFFH ROM (image of FF bank) 008000H 007FFFFH Peripheral area 007900H RAM area (30 Kbytes) 000100H Register 0000FBH Peripheral area 000000H	FFFFFFFH ROM (FF bank) FF0000H ROM (FE bank) FEFFFFFFH FE0000H ROM (FD bank) FDFFFFFFH FD0000H FCFFFFFFH FC0000H ROM (FB bank) FBFFFFFFH FB0000H FAFFFFFFH FA0000H F9FFFFFFH F90000H F8FFFFFFH F80000H 00FFFFFFH ROM (image of FF bank) 008000H 007FFFFH Peripheral area 007900H 004100H RAM area (16 Kbytes) 000100H Register 0000FBH Peripheral area 000000H

Memory map of MB90330A series (2/3)

Internal ROM external bus mode (with ROM mirror function)


MB90V330A	MB90F334A	MB90F335A	MB90333A
FFFFFFFH FF0000H FEFFFFH FE0000H FDFFFFH FD0000H FCFFFFH FC0000H FBFFFFH FB0000H FAFFFFH FA0000H F9FFFFH F90000H F8FFFFH F80000H	FFFFFFFH FF0000H FEFFFFH FE0000H FDFFFFH FD0000H FCFFFFH FC0000H FBFFFFH FB0000H FAFFFFH FA0000H F9FFFFH F90000H F8FFFFH F80000H	FFFFFFFH FF0000H FEFFFFH FE0000H FDFFFFH FD0000H FCFFFFH FC0000H FBFFFFH FB0000H FAFFFFH FA0000H F9FFFFH F90000H F8FFFFH F80000H	FFFFFFFH FF0000H FEFFFFH FE0000H FDFFFFH FD0000H FCFFFFH FC0000H FBFFFFH FB0000H FAFFFFH FA0000H F9FFFFH F90000H F8FFFFH F80000H
ROM (FF bank)	ROM (FF bank)	ROM (FF bank)	ROM (FF bank)
ROM (FE bank)	ROM (FE bank)	ROM (FE bank)	ROM (FE bank)
ROM (FD bank)	ROM (FD bank)	ROM (FD bank)	ROM (FD bank)
ROM (FC bank)	 *1	ROM (FC bank)	 *2
ROM (FB bank)	ROM (FB bank)	ROM (FB bank)	ROM (FB bank)
ROM (FA bank)	ROM (FA bank)	ROM (FA bank)	 *2
ROM (F9 bank)	ROM (F9 bank)	ROM (F9 bank)	External area
ROM (F8 bank)	 *1	ROM (F8 bank)	External area
External area	External area	External area	External area
00FFFFH ROM (image of FF bank)	00FFFFH ROM (image of FF bank)	00FFFFH ROM (image of FF bank)	00FFFFH ROM (image of FF bank)
008000H 007FFFH Peripheral area	008000H 007FFFH Peripheral area	008000H 007FFFH Peripheral area	008000H 007FFFH Peripheral area
007900H External area	007900H External area	007900H External area	007900H External area
007100H RAM area (28 Kbytes)	006100H RAM area (24 Kbytes)	RAM area (30 Kbytes)	004100H RAM area (16 Kbytes)
000100H Register	000100H Register	000100H Register	000100H Register
			
0000FBH Peripheral area	0000FBH Peripheral area	0000FBH Peripheral area	0000FBH Peripheral area
000000H	000000H	000000H	000000H

*1 : In the area of F80000H to F8FFFFH and FC0000H to FCFFFFH at MB90F334A, a value of "1" is read at read operating.

*2 : In the area of FA0000H to FAFFFFH and FC0000H to FCFFFFH at MB90333A, a value of "1" is read at read operating.

MB90330A Series


Memory map of MB90330A series (3/3)




- Notes:
- When the ROM mirror function register has been set, the mirror image data at higher addresses ("FF8000_H to FFFFFFF_H") of bank FF is visible from the higher addresses ("008000_H to 00FFFF_H") of bank 00.
 - The ROM mirror function is effective for using the C compiler small model.
 - The lower 16-bit addresses of bank FF are equivalent to those of bank 00. Since the ROM area in bank FF exceeds 48 Kbytes, however, the mirror image of all the data in the ROM area cannot be reproduced in bank 00.
 - When the C compiler small model is used, the data table mirror image can be shown at "008000_H to 00FFFF_H" by storing the data table at "FF8000_H to FFFFFFF_H". Therefore, data tables in the ROM area can be referred without declaring the far addressing with the pointer.
 - MB90F335A has the larger size of RAM area than MB90V330A, so that the emulation memory area needs to be set in the tools for a larger size of emulation area than 007100_H. For details of setting, please refer to "Notes on Debug Environment Setting for MB90330A Series" by clicking "Application note" at the following URL.
<http://edevic.fujitsu.com/micom/en-support/>
 - 3 cycles are required to access to the emulation memory area (007100_H to 0078FF_H), which is 1 cycle more than to the mounted RAM area.

■ F²MC-16LX CPU PROGRAMMING MODEL


• Dedicated register



• General purpose register



• Processor status



MB90330A Series

■ I/O MAP

Address	Register abbreviation	Register	Read/Write	Resource name	Initial Value
000000 _H	PDR0	Port 0 Data Register	R/W	Port 0	XXXXXXXX _B
000001 _H	PDR1	Port 1 Data Register	R/W	Port 1	XXXXXXXX _B
000002 _H	PDR2	Port 2 Data Register	R/W	Port 2	XXXXXXXX _B
000003 _H	PDR3	Port 3 Data Register	R/W	Port 3	XXXXXXXX _B
000004 _H	PDR4	Port 4 Data Register	R/W	Port 4	XXXXXXXX _B
000005 _H	PDR5	Port 5 Data Register	R/W	Port 5	XXXXXXXX _B
000006 _H	PDR6	Port 6 Data Register	R/W	Port 6	XXXXXXXX _B
000007 _H	PDR7	Port 7 Data Register	R/W	Port 7	XXXXXXXX _B
000008 _H	PDR8	Port 8 Data Register	R/W	Port 8	XXXXXXXX _B
000009 _H	PDR9	Port 9 Data Register	R/W	Port 9	- XXXXXXX _B
00000A _H	PDRA	Port A Data Register	R/W	Port A	XXXXXXXX _B
00000B _H	Prohibited				
00000C _H	PDRB	Port B Data Register	R/W	Port B	- XXXXXXX _B
00000D _H	DDRB	Port B Direction Register	R/W	Port B	- 0 0 0 0 0 0 0 _B
00000E _H	Prohibited				
00000F _H					
000010 _H	DDR0	Port 0 Direction Register	R/W	Port 0	0 0 0 0 0 0 0 0 _B
000011 _H	DDR1	Port 1 Direction Register	R/W	Port 1	0 0 0 0 0 0 0 0 _B
000012 _H	DDR2	Port 2 Direction Register	R/W	Port 2	0 0 0 0 0 0 0 0 _B
000013 _H	DDR3	Port 3 Direction Register	R/W	Port 3	0 0 0 0 0 0 0 0 _B
000014 _H	DDR4	Port 4 Direction Register	R/W	Port 4	0 0 0 0 0 0 0 0 _B
000015 _H	DDR5	Port 5 Direction Register	R/W	Port 5	0 0 0 0 0 0 0 0 _B
000016 _H	DDR6	Port 6 Direction Register	R/W	Port 6	0 0 0 0 0 0 0 0 _B
000017 _H	DDR7	Port 7 Direction Register	R/W	Port 7	0 0 0 0 0 0 0 0 _B
000018 _H	DDR8	Port 8 Direction Register	R/W	Port 8	0 0 0 0 0 0 0 0 _B
000019 _H	DDR9	Port 9 Direction Register	R/W	Port 9	- 0 0 0 0 0 0 0 0 _B
00001A _H	DDRA	Port A Direction Register	R/W	Port A	0 0 0 0 0 0 0 0 _B
00001B _H	ODR4	Port 4 Output Pin Register	R/W	Port 4 (open drain control)	0 0 0 0 0 0 0 0 _B
00001C _H	RDR0	Port 0 Pull-up Resistance Register	R/W	Port 0 (PULL-UP)	0 0 0 0 0 0 0 0 _B
00001D _H	RDR1	Port 1 Pull-up Resistance Register	R/W	Port 1 (PULL-UP)	0 0 0 0 0 0 0 0 _B
00001E _H	ADER0	Analog Input Enable Register 0	R/W	Port 7, 8, A/D	1 1 1 1 1 1 1 1 _B
00001F _H	ADER1	Analog Input Enable Register 1	R/W	Port 7, 8, A/D	1 1 1 1 1 1 1 1 _B
000020 _H	SMR0	Serial Mode Register 0	R/W	UART0	0 0 1 0 0 0 0 0 _B
000021 _H	SCR0	Serial Control Register 0	R/W		0 0 0 0 0 1 0 0 _B
000022 _H	SIDR0	Serial Input Data Register 0	R		XXXXXXXX _B
	SODR0	Serial Output Data Register 0	W		
000023 _H	SSR0	Serial Status Register 0	R/W		0 0 0 0 1 0 0 0 _B
000024 _H	UTRLR0	UART Prescaler Reload Register 0	R/W	Communication	0 0 0 0 0 0 0 0 _B
000025 _H	UTCRC0	UART Prescaler Control Register 0	R/W	Prescaler (UART0)	0 0 0 0 - 0 0 0 _B

(Continued)

MB90330A Series

Address	Register abbreviation	Register	Read/Write	Resource name	Initial Value
000026 _H	SMR1	Serial Mode Register 1	R/W	UART1	0 0 1 0 0 0 0 0 _B
000027 _H	SCR1	Serial Control Register 1	R/W		0 0 0 0 0 1 0 0 _B
000028 _H	SIDR1	Serial Input Data Register 1	R		XXXXXXXX _B
	SODR1	Serial Output Data Register 1	W		
000029 _H	SSR1	Serial Status Register 1	R/W		0 0 0 0 1 0 0 0 _B
00002A _H	UTRLR1	UART Prescaler Reload Register 1	R/W	Communication Prescaler (UART1)	0 0 0 0 0 0 0 0 _B
00002B _H	UTCR1	UART Prescaler Control Register 1	R/W		0 0 0 0 - 0 0 0 _B
00002C _H	SMR2	Serial Mode Register 2	R/W	UART2	0 0 1 0 0 0 0 0 _B
00002D _H	SCR2	Serial Control Register 2	R/W		0 0 0 0 0 1 0 0 _B
00002E _H	SIDR2	Serial Input Data Register 2	R		XXXXXXXX _B
	SODR2	Serial Output Data Register 2	W		
00002F _H	SSR2	Serial Status Register 2	R/W		0 0 0 0 1 0 0 0 _B
000030 _H	UTRLR2	UART Prescaler Reload Register 2	R/W	Communication Prescaler (UART2)	0 0 0 0 0 0 0 0 _B
000031 _H	UTCR2	UART Prescaler Control Register 2	R/W		0 0 0 0 - 0 0 0 _B
000032 _H	SMR3	Serial Mode Register 3	R/W	UART3	0 0 1 0 0 0 0 0 _B
000033 _H	SCR3	Serial Control Register 3	R/W		0 0 0 0 0 1 0 0 _B
000034 _H	SIDR3	Serial Input Data Register 3	R		XXXXXXXX _B
	SODR3	Serial Output Data Register 3	W		
000035 _H	SSR3	Serial Status Register 3	R/W		0 0 0 0 1 0 0 0 _B
000036 _H	UTRLR3	UART Prescaler Reload Register 3	R/W	Communication Prescaler (UART3)	0 0 0 0 0 0 0 0 _B
000037 _H	UTCR3	UART Prescaler Control Register 3	R/W		0 0 0 0 - 0 0 0 _B
000038 _H to 00003B _H	Prohibited				
00003C _H	ENIR	DTP/Interrupt Enable Register	R/W	DTP/External Interrupt	0 0 0 0 0 0 0 0 _B
00003D _H	EIRR	DTP/Interrupt Source Register	R/W		0 0 0 0 0 0 0 0 _B
00003E _H	ELVR	Request Level Setting Register Lower	R/W		0 0 0 0 0 0 0 0 _B
00003F _H		Request Level Setting Register Upper	R/W		0 0 0 0 0 0 0 0 _B
000040 _H	ADCS0	A/D Control Status Register Lower	R/W	8/10-bit A/D Converter	0 0 - - - - 0 _B
000041 _H	ADCS1	A/D Control Status Register Upper	R/W		0 0 0 0 0 0 0 0 _B
000042 _H	ADCR0	A/D Data Register Lower	R/W		XXXXXXXX _B
000043 _H	ADCR1	A/D Data Register Upper	R/W		0 0 1 0 1 XXX _B
000044 _H	Prohibited				
000045 _H	ADMR	A/D Conversion Channel Selection Register	R/W	8/10-bit A/D Converter	0 0 0 0 0 0 0 0 _B
000046 _H	PPGC0	PPG0 Operation Mode Control Register	R/W	PPG ch.0	0X0 0 0XX1 _B
000047 _H	PPGC1	PPG1 Operation Mode Control Register	R/W	PPG ch.1	0X0 0 0 0 0 1 _B
000048 _H	PPGC2	PPG2 Operation Mode Control Register	R/W	PPG ch.2	0X0 0 0XX1 _B

(Continued)

MB90330A Series

Address	Register abbreviation	Register	Read/Write	Resource name	Initial Value
000049 _H	PPGC3	PPG3 Operation Mode Control Register	R/W	PPG ch.3	0X0 0 0 0 0 1 _B
00004A _H	PPGC4	PPG4 Operation Mode Control Register	R/W	PPG ch.4	0X0 0 0XX1 _B
00004B _H	PPGC5	PPG5 Operation Mode Control Register	R/W	PPG ch.5	0X0 0 0 0 0 1 _B
00004C _H	PPG01	PPG0 and PPG1 Output Control Register	R/W	PPG ch.0/ch.1	0 0 0 0 0 0XX _B
00004D _H	Prohibited				
00004E _H	PPG23	PPG2 and PPG3 Output Control Register	R/W	PPG ch.2/ch.3	0 0 0 0 0 0 XX _B
00004F _H	Prohibited				
000050 _H	PPG45	PPG4 and PPG5 Output Control Register	R/W	PPG ch.4/ch.5	0 0 0 0 0 0 XX _B
000051 _H	Prohibited				
000052 _H	ICS01	Input Capture Control Status Register 01	R/W	Input Capture ch.0/ch.1	0 0 0 0 0 0 0 0 _B
000053 _H	ICS23	Input Capture Control Status Register 23	R/W	Input Capture ch.2/ch.3	0 0 0 0 0 0 0 0 _B
000054 _H	OCS0	Output Compare Control Register ch.0 Lower	R/W	Output Compare ch.0/ch.1	0 0 0 0 - - 0 0 _B
000055 _H	OCS1	Output Compare Control Register ch.1 Upper	R/W		- - - 0 0 0 0 0 0 _B
000056 _H	OCS2	Output Compare Control Register ch.2 Lower	R/W	Output Compare ch.2/ch.3	0 0 0 0 - - 0 0 _B
000057 _H	OCS3	Output Compare Control Register ch.3 Upper	R/W		- - - 0 0 0 0 0 0 _B
000058 _H	SMCS	Serial Mode Control Status Register	R/W	Extended Serial I/O	XXXX0 0 0 0 _B
000059 _H			0 0 0 0 0 0 1 0 _B		
00005A _H	SDR	Serial Data Register	R/W		XXXXXXXX _B
00005B _H	SDCR	Communication Prescaler Control Register	R/W	Communication Prescaler	0XXX0 0 0 0 _B
00005C _H	PWCSR	PWC Control Status Register	R/W	16-bit PWC Timer	0 0 0 0 0 0 0 0 _B
00005D _H			0 0 0 0 0 0 0 X _B		
00005E _H	PWCR	PWC Data Buffer Register	R/W		0 0 0 0 0 0 0 0 _B
00005F _H					0 0 0 0 0 0 0 0 _B
000060 _H	DIVR	PWC Dividing Ratio Control Register	R/W		- - - - - 0 0 _B
000061 _H	Prohibited				
000062 _H	TMCSR0	Timer Control Status Register 0	R/W	16-bit Reload Timer ch.0	0 0 0 0 0 0 0 0 _B
000063 _H					XXXX 0 0 0 0 _B
000064 _H	TMR0	16-bit Timer Register 0 Lower	R		XXXXXXXX _B
	TMRLR0	16-bit Reload Register 0 Lower	W		XXXXXXXX _B
000065 _H	TMR0	16-bit Timer Register 0 Upper	R		XXXXXXXX _B
	TMRLR0	16-bit Reload Register 0 Upper	W		XXXXXXXX _B

(Continued)

MB90330A Series

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
000066 _H	TMCSR1	Timer Control Status Register 1	R/W	16-bit Reload Timer ch.1	0 0 0 0 0 0 0 0 _B
000067 _H					XXXX 0 0 0 0 _B
000068 _H	TMR1	16-bit Timer Register 1 Lower	R		XXXXXXXX _B
	TMRLR1	16-bit Reload Register 1 Lower	W		XXXXXXXX _B
000069 _H	TMR1	16-bit Timer Register 1 Upper	R		XXXXXXXX _B
	TMRLR1	16-bit Reload Register 1 Upper	W		XXXXXXXX _B
00006A _H	TMCSR2	Timer Control Status Register 2	R/W	16-bit Reload Timer ch.2	0 0 0 0 0 0 0 0 _B
00006B _H					XXXX 0 0 0 0 _B
00006C _H	TMR2	16-bit Timer Register 2 Lower	R		XXXXXXXX _B
	TMRLR2	16-bit Reload Register 2 Lower	W		XXXXXXXX _B
00006D _H	TMR2	16-bit Timer Register 2 Upper	R		XXXXXXXX _B
	TMRLR2	16-bit Reload Register 2 Upper	W		XXXXXXXX _B
00006E _H	Prohibited				
00006F _H	ROMM	ROM Mirror Function Selection Register	W	ROM Mirror Function Selection Module	- - - - - 1 1 _B
000070 _H	IBSR0	I ² C Bus Status Register 0	R	I ² C Bus Interface ch.0	0 0 0 0 0 0 0 0 _B
000071 _H	IBCR0	I ² C Bus Control Register 0	R/W		0 0 0 0 0 0 0 0 _B
000072 _H	ICCR0	I ² C Bus Clock Control Register 0	R/W		XX 0 XXXXX _B
000073 _H	IADR0	I ² C Bus Address Register 0	R/W		XXXXXXXX _B
000074 _H	IDAR0	I ² C Bus Data Register 0	R/W		XXXXXXXX _B
000075 _H	Prohibited				
000076 _H	IBSR1	I ² C Bus Status Register 1	R	I ² C Bus Interface ch.1	0 0 0 0 0 0 0 0 _B
000077 _H	IBCR1	I ² C Bus Control Register 1	R/W		0 0 0 0 0 0 0 0 _B
000078 _H	ICCR1	I ² C Bus Clock Control Register 1	R/W		XX 0 XXXXX _B
000079 _H	IADR1	I ² C Bus Address Register 1	R/W		XXXXXXXX _B
00007A _H	IDAR1	I ² C Bus Data Register 1	R/W		XXXXXXXX _B
00007B _H	Prohibited				
00007C _H	IBSR2	I ² C Bus Status Register 2	R	I ² C Bus Interface ch.2	0 0 0 0 0 0 0 0 _B
00007D _H	IBCR2	I ² C Bus Control Register 2	R/W		0 0 0 0 0 0 0 0 _B
00007E _H	ICCR2	I ² C Bus Clock Control Register 2	R/W		XX 0 XXXXX _B
00007F _H	IADR2	I ² C Bus Address Register 2	R/W		XXXXXXXX _B
000080 _H	IDAR2	I ² C Bus Data Register 2	R/W		XXXXXXXX _B
000081 _H to 000085 _H	Prohibited				

(Continued)

MB90330A Series

Address	Register abbreviation	Register	Read/Write	Resource name	Initial Value
000086 _H	TCDT	Timer Data Register Lower	R/W	16-bit Free-Run Timer	0 0 0 0 0 0 0 0 _B
000087 _H		Timer Data Register Upper	R/W		0 0 0 0 0 0 0 0 _B
000088 _H	TCCS	Timer Control Status Register Lower	R/W		0 0 0 0 0 0 0 0 _B
000089 _H		Timer Control Status Register Upper	R/W		0 - - 0 0 0 0 0 _B
00008A _H	CPCLR	Compare Clear Register Lower	R/W		XXXXXXXX _B
00008B _H		Compare Clear Register Upper	R/W		XXXXXXXX _B
00008C _H to 00009A _H	Prohibited				
00009B _H	DCSR	DMA Descriptor Channel Specification Register	R/W	μDMAC	0 0 0 0 0 0 0 0 _B
00009C _H	DSRL	DMA Status Register Lower	R/W		0 0 0 0 0 0 0 0 _B
00009D _H	DSRH	DMA Status Register Upper	R/W		0 0 0 0 0 0 0 0 _B
00009E _H	PACSR	Program Address Detection Control Status Register	R/W	Address Match Detection	0 0 0 0 0 0 0 0 _B
00009F _H	DIRR	Delay Interruption Factor Generation/Release Register	R/W	Delay Interrupt	- - - - - 0 _B
0000A0 _H	LPMCR	Low Power Consumption Mode Control Register	R/W	Low Power Consumption Control Circuit	0 0 0 1 1 0 0 0 _B
0000A1 _H	CKSCR	Clock Selection Register	R/W	Clock	1 1 1 1 1 1 0 0 _B
0000A2 _H	Prohibited				
0000A3 _H					
0000A4 _H	DSSR	DMA Stop Status Register	R/W	μDMAC	0 0 0 0 0 0 0 0 _B
0000A5 _H	ARSR	Automatic Ready Function Selection Register	W	External Pin	0 0 1 1 - - 0 0 _B
0000A6 _H	HACR	External Address Output Control Register	W		* * * * * _B
0000A7 _H	EPCR	Bus Control Signal Selection Register	W		1 0 0 0 * 1 0 - _B
0000A8 _H	WDTC	Watchdog Timer Control Register	R/W	Watchdog Timer	X - XXX 1 1 1 _B
0000A9 _H	TBTC	Time-base Timer Control Register	R/W	Time-base Timer	1 - - 0 0 1 0 0 _B
0000AA _H	WTC	Watch Timer Control Register	R/W	Watch Timer	1 0 0 0 1 0 0 0 _B
0000AB _H	Prohibited				
0000AC _H	DERL	DMA Enable Register Lower	R/W	μDMAC	0 0 0 0 0 0 0 0 _B
0000AD _H	DERH	DMA Enable Register Upper	R/W		0 0 0 0 0 0 0 0 _B
0000AE _H	FMCS	Flash Memory Control Status Register	R/W	Flash Memory I/F	0 0 0 X 0 0 0 0 _B
0000AF _H	Prohibited				

(Continued)

MB90330A Series

Address	Register abbreviation	Register	Read/Write	Resource name	Initial Value
0000B0 _H	ICR00	Interrupt Control Register 00	R/W	Interrupt Controller	0 0 0 0 0 1 1 1 _B
0000B1 _H	ICR01	Interrupt Control Register 01	R/W		0 0 0 0 0 1 1 1 _B
0000B2 _H	ICR02	Interrupt Control Register 02	R/W		0 0 0 0 0 1 1 1 _B
0000B3 _H	ICR03	Interrupt Control Register 03	R/W		0 0 0 0 0 1 1 1 _B
0000B4 _H	ICR04	Interrupt Control Register 04	R/W		0 0 0 0 0 1 1 1 _B
0000B5 _H	ICR05	Interrupt Control Register 05	R/W		0 0 0 0 0 1 1 1 _B
0000B6 _H	ICR06	Interrupt Control Register 06	R/W		0 0 0 0 0 1 1 1 _B
0000B7 _H	ICR07	Interrupt Control Register 07	R/W		0 0 0 0 0 1 1 1 _B
0000B8 _H	ICR08	Interrupt Control Register 08	R/W		0 0 0 0 0 1 1 1 _B
0000B9 _H	ICR09	Interrupt Control Register 09	R/W		0 0 0 0 0 1 1 1 _B
0000BA _H	ICR10	Interrupt Control Register 10	R/W		0 0 0 0 0 1 1 1 _B
0000BB _H	ICR11	Interrupt Control Register 11	R/W		0 0 0 0 0 1 1 1 _B
0000BC _H	ICR12	Interrupt Control Register 12	R/W		0 0 0 0 0 1 1 1 _B
0000BD _H	ICR13	Interrupt Control Register 13	R/W		0 0 0 0 0 1 1 1 _B
0000BE _H	ICR14	Interrupt Control Register 14	R/W		0 0 0 0 0 1 1 1 _B
0000BF _H	ICR15	Interrupt Control Register 15	R/W		0 0 0 0 0 1 1 1 _B
0000C0 _H	HCNT0	Host Control Register 0	R/W	USB HOST	0 0 0 0 0 0 0 0 _B
0000C1 _H	HCNT1	Host Control Register 1	R/W		0 0 0 0 0 0 0 1 _B
0000C2 _H	HIRQ	Host Interruption Register	R/W		0 0 0 0 0 0 0 0 _B
0000C3 _H	HERR	Host Error Status Register	R/W		0 0 0 0 0 0 1 1 _B
0000C4 _H	HSTATE	Host State Status Register	R/W		XX 0 1 0 0 1 0 _B
0000C5 _H	HFCOMP	SOF Interrupt FRAME Compare Register	R/W		0 0 0 0 0 0 0 0 _B
0000C6 _H	HRTIMER	Retry Timer Setting Register	R/W		0 0 0 0 0 0 0 0 _B
0000C7 _H			R/W		0 0 0 0 0 0 0 0 _B
0000C8 _H			R/W		XXXXXX 0 0 _B
0000C9 _H	HADR	Host Address Register	R/W		X 0 0 0 0 0 0 0 _B
0000CA _H	HEOF	EOF Setting Register	R/W		0 0 0 0 0 0 0 0 _B
0000CB _H			R/W		XX 0 0 0 0 0 0 _B
0000CC _H	HFRAME	FRAME Setting Register	R/W		0 0 0 0 0 0 0 0 _B
0000CD _H			R/W		XXXXXX 0 0 0 _B
0000CE _H	HTOKEN	Host Token End Point Register	R/W		0 0 0 0 0 0 0 0 _B
0000CF _H	Prohibited				
0000D0 _H	UDCC	UDC Control Register	R/W	USB Function	1 0 1 0 0 0 0 0 _B
0000D1 _H			R/W		0 0 0 0 0 0 0 0 _B

(Continued)

MB90330A Series

Address	Register abbreviation	Register	Read/Write	Resource name	Initial Value
0000D2 _H	EP0C	EP0 Control Register	R/W	USB Function	0 1 0 0 0 0 0 0 _B
0000D3 _H			R/W		XXXX 0 0 0 0 _B
0000D4 _H	EP1C	EP1 Control Register	R/W		0 0 0 0 0 0 0 0 _B
0000D5 _H			R/W		0 1 1 0 0 0 0 1 _B
0000D6 _H	EP2C	EP2 Control Register	R/W		0 1 0 0 0 0 0 0 _B
0000D7 _H			R/W		0 1 1 0 0 0 0 0 _B
0000D8 _H	EP3C	EP3 Control Register	R/W		0 1 0 0 0 0 0 0 _B
0000D9 _H			R/W		0 1 1 0 0 0 0 0 _B
0000DA _H	EP4C	EP4 Control Register	R/W		0 1 0 0 0 0 0 0 _B
0000DB _H			R/W		0 1 1 0 0 0 0 0 _B
0000DC _H	EP5C	EP5 Control Register	R/W		0 1 0 0 0 0 0 0 _B
0000DD _H			R/W		0 1 1 0 0 0 0 0 _B
0000DE _H	TMSP	Time Stamp Register	R		0 0 0 0 0 0 0 0 _B
0000DF _H			R		XXXXX0 0 0 _B
0000E0 _H	UDCS	UDC Status Register	R/W		XX0 0 0 0 0 0 _B
0000E1 _H	UDCIE	UDC Interrupt Enable Register	R/W, R		0 0 0 0 0 0 0 0 _B
0000E2 _H	EP0IS	EP0I Status Register	R/W		XXXXXXXX _B
0000E3 _H			R/W		1 0 XXX 1 XX _B
0000E4 _H	EP0OS	EP0O Status Register	R/W, R		0 XXXXXXX _B
0000E5 _H			R/W		1 0 0 XX 0 0 0 _B
0000E6 _H	EP1S	EP1 Status Register	R		XXXXXXXX _B
0000E7 _H			R/W, R		1 0 0 0 0 0 0 X _B
0000E8 _H	EP2S	EP2 Status Register	R		XXXXXXXX _B
0000E9 _H			R/W, R		1 0 0 0 0 0 0 0 _B
0000EA _H	EP3S	EP3 Status Register	R		XXXXXXXX _B
0000EB _H			R/W, R		1 0 0 0 0 0 0 0 _B
0000EC _H	EP4S	EP4 Status Register	R		XXXXXXXX _B
0000ED _H			R/W, R		1 0 0 0 0 0 0 0 _B
0000EE _H	EP5S	EP5 Status Register	R		XXXXXXXX _B
0000EF _H			R/W, R		1 0 0 0 0 0 0 0 _B
0000F0 _H	EP0DT	EP0 Data Register	R/W		XXXXXXXX _B
0000F1 _H			R/W		XXXXXXXX _B
0000F2 _H	EP1DT	EP1 Data Register	R/W		XXXXXXXX _B
0000F3 _H			R/W		XXXXXXXX _B
0000F4 _H	EP2DT	EP2 Data Register	R/W		XXXXXXXX _B
0000F5 _H			R/W		XXXXXXXX _B
0000F6 _H	EP3DT	EP3 Data Register	R/W		XXXXXXXX _B
0000F7 _H			R/W		XXXXXXXX _B

(Continued)

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
0000F8 _H	EP4DT	EP4 Data Register	R/W	USB Function	XXXXXXXX _B
0000F9 _H			R/W		XXXXXXXX _B
0000FA _H	EP5DT	EP5 Data Register	R/W		XXXXXXXX _B
0000FB _H			R/W		XXXXXXXX _B
0000FC _H to 0000FF _H	Prohibited				
000100 _H to # _H	RAM Area				
001FF0 _H	PADR0	Program Address Detection Register ch.0 Lower	R/W	Address Match Detection	XXXXXXXX _B
001FF1 _H		Program Address Detection Register ch.0 Middle	R/W		XXXXXXXX _B
001FF2 _H		Program Address Detection Register ch.0 Upper	R/W		XXXXXXXX _B
001FF3 _H	PADR1	Program Address Detection Register ch.1 Lower	R/W		XXXXXXXX _B
001FF4 _H		Program Address Detection Register ch.1 Middle	R/W		XXXXXXXX _B
001FF5 _H		Program Address Detection Register ch.1 Upper	R/W		XXXXXXXX _B
# _H to 0078FF _H	Unused Area				
007900 _H	PRL0	PPG Reload Register Lower ch.0	R/W	PPG ch.0	XXXXXXXX _B
007901 _H	PRLH0	PPG Reload Register Upper ch.0	R/W		XXXXXXXX _B
007902 _H	PRL1	PPG Reload Register Lower ch.1	R/W	PPG ch.1	XXXXXXXX _B
007903 _H	PRLH1	PPG Reload Register Upper ch.1	R/W		XXXXXXXX _B
007904 _H	PRL2	PPG Reload Register Lower ch.2	R/W	PPG ch.2	XXXXXXXX _B
007905 _H	PRLH2	PPG Reload Register Upper ch.2	R/W		XXXXXXXX _B
007906 _H	PRL3	PPG Reload Register Lower ch.3	R/W	PPG ch.3	XXXXXXXX _B
007907 _H	PRLH3	PPG Reload Register Upper ch.3	R/W		XXXXXXXX _B
007908 _H	PRL4	PPG Reload Register Lower ch.4	R/W	PPG ch.4	XXXXXXXX _B
007909 _H	PRLH4	PPG Reload Register Upper ch.4	R/W		XXXXXXXX _B
00790A _H	PRL5	PPG Reload Register Lower ch.5	R/W	PPG ch.5	XXXXXXXX _B
00790B _H	PRLH5	PPG Reload Register Upper ch.5	R/W		XXXXXXXX _B
00790C _H to 00790F _H	Prohibited				

(Continued)

MB90330A Series

(Continued)

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
007910 _H	IPCP0	Input Capture Data Register Lower ch.0	R	Input Capture ch.0/ch.1	XXXXXXXX _B
007911 _H		Input Capture Data Register Upper ch.0	R		XXXXXXXX _B
007912 _H	IPCP1	Input Capture Data Register Lower ch.1	R		XXXXXXXX _B
007913 _H		Input Capture Data Register Upper ch.1	R		XXXXXXXX _B
007914 _H	IPCP2	Input Capture Data Register Lower ch.2	R	Input Capture ch.2/ch.3	XXXXXXXX _B
007915 _H		Input Capture Data Register Upper ch.2	R		XXXXXXXX _B
007916 _H	IPCP3	Input Capture Data Register Lower ch.3	R		XXXXXXXX _B
007917 _H		Input Capture Data Register Upper ch.3	R		XXXXXXXX _B
007918 _H	OCCP0	Output Compare Register Lower ch.0	R/W	Output Compare ch.0/ch.1	XXXXXXXX _B
007919 _H		Output Compare Register Upper ch.0	R/W		XXXXXXXX _B
00791A _H	OCCP1	Output Compare Register Lower ch.1	R/W		XXXXXXXX _B
00791B _H		Output Compare Register Upper ch.1	R/W		XXXXXXXX _B
00791C _H	OCCP2	Output Compare Register Lower ch.2	R/W	Output Compare ch.2/ch.3	XXXXXXXX _B
00791D _H		Output Compare Register Upper ch.2	R/W		XXXXXXXX _B
00791E _H	OCCP3	Output Compare Register Lower ch.3	R/W		XXXXXXXX _B
00791F _H		Output Compare Register Upper ch.3	R/W		XXXXXXXX _B
007920 _H	DBAPL	DMA Buffer Address Pointer Lower 8-bit	R/W	μDMAC	XXXXXXXX _B
007921 _H	DBAPM	DMA Buffer Address Pointer Middle 8-bit	R/W		XXXXXXXX _B
007922 _H	DBAPH	DMA Buffer Address Pointer Upper 8-bit	R/W		XXXXXXXX _B
007923 _H	DMACS	DMA Control Register	R/W		XXXXXXXX _B
007924 _H	DIOAL	DMA I/O Register Address Pointer Lower 8-bit	R/W		XXXXXXXX _B
007925 _H	DIOAH	DMA I/O Register Address Pointer Upper 8-bit	R/W		XXXXXXXX _B
007926 _H	DDCTL	DMA Data Counter Lower 8-bit	R/W		XXXXXXXX _B
007927 _H	DDCTH	DMA Data Counter Upper 8-bit	R/W		XXXXXXXX _B
007928 _H to 007FFF _H	Prohibited				

- Explanation on read/write
R/W : Readable / Writable
R : Read only
W : Write only

- Explanation on initial values
0 : Initial value is "0".
1 : Initial value is "1".
X : Initial value is undefined.
- : Initial value is undefined (None) .
* : Initial value of this bit is "1" or "0".

Note : No I/O instruction can be used for registers located between 007900_H and 007FFF_H.

■ INTERRUPT SOURCES, INTERRUPT VECTORS, AND INTERRUPT CONTROL REGISTERS

Interrupt source	EI ² OS support	μDMAC	Interrupt vector		Interrupt control register		Priority	
			Number*1	Address	ICR	Address		
Reset	×	×	#08	08 _H	FFFFDC _H	—	—	High
INT 9 instruction	×	×	#09	09 _H	FFFFD8 _H	—	—	
Exceptional treatment	×	×	#10	0A _H	FFFFD4 _H	—	—	
USB Function1	×	0, 1	#11	0B _H	FFFFD0 _H	ICR00	0000B0 _H	
USB Function2	×	2 to 6*2	#12	0C _H	FFFFCC _H			
USB Function3	×	×	#13	0D _H	FFFFC8 _H	ICR01	0000B1 _H	
USB Function4	×	×	#14	0E _H	FFFFC4 _H			
USB HOST1	×	×	#15	0F _H	FFFFC0 _H	ICR02	0000B2 _H	
USB HOST2	×	×	#16	10 _H	FFFFBC _H			
I ² C ch.0	×	×	#17	11 _H	FFFFB8 _H	ICR03	0000B3 _H	
DTP/External interrupt ch.0/ch.1	○	×	#18	12 _H	FFFFB4 _H			
I ² C ch.1	×	×	#19	13 _H	FFFFB0 _H	ICR04	0000B4 _H	
DTP/External interrupt ch.2/ch.3	○	×	#20	14 _H	FFFFAC _H			
I ² C ch.2	×	×	#21	15 _H	FFFFA8 _H	ICR05	0000B5 _H	
DTP/External interrupt ch.4/ch.5	○	×	#22	16 _H	FFFFA4 _H			
PWC/Reload timer ch.0	△	14	#23	17 _H	FFFFA0 _H	ICR06	0000B6 _H	
DTP/External interrupt ch.6/ch.7	△	×	#24	18 _H	FFFF9C _H			
Input capture ch.0/ch.1	△	7	#25	19 _H	FFFF98 _H	ICR07	0000B7 _H	
Reload timer ch.1	△	×	#26	1A _H	FFFF94 _H			
Input capture ch.2/ch.3	△	8	#27	1B _H	FFFF90 _H	ICR08	0000B8 _H	
Reload timer ch.2	△	×	#28	1C _H	FFFF8C _H			
Output compare ch.0/ch.1	○	×	#29	1D _H	FFFF88 _H	ICR09	0000B9 _H	
PPG ch.0/ch.1	×	×	#30	1E _H	FFFF84 _H			
Output compare ch.2/ch.3	○	×	#31	1F _H	FFFF80 _H	ICR10	0000BA _H	
PPG ch.2/ch.3	×	×	#32	20 _H	FFFF7C _H			
UART (Send completed) ch.2/ch.3	○	11	#33	21 _H	FFFF78 _H	ICR11	0000BB _H	
PPG ch.4/ch.5	×	×	#34	22 _H	FFFF74 _H			
UART (Reception completed) ch.2/ch.3	◎	10	#35	23 _H	FFFF70 _H	ICR12	0000BC _H	
A/D converter/Free-run timer	△	15	#36	24 _H	FFFF6C _H			
UART (Send completed) ch.0/ch.1	○	13	#37	25 _H	FFFF68 _H	ICR13	0000BD _H	
Extended serial I/O	×	9	#38	26 _H	FFFF64 _H			
UART (Reception completed) ch.0/ch.1	◎	12	#39	27 _H	FFFF60 _H	ICR14	0000BE _H	
Time-base timer/Watch timer	×	×	#40	28 _H	FFFF5C _H			
Flash memory status	×	×	#41	29 _H	FFFF58 _H	ICR15	0000BF _H	
Delay interrupt output module	×	×	#42	2A _H	FFFF54 _H			

(Continued)

MB90330A Series

(Continued)

- ◎ : Available, EI²OS stop function provided (The interrupt request flag is cleared by the interrupt clear signal. With a stop request).
- : Available (The interrupt request flag is cleared by the interrupt clear signal.)
- △ : Available when any interrupt source sharing ICR is not used.
- × : Unavailable

*1 : If the same level interrupt is output simultaneously, the lower interrupt factor of interrupt vector number has priority.

*2 : ch.2 and 3 can also be used during USB HOST operation.

- Notes :
- If the same interrupt control register (ICR) has two interrupt factors and the use of the EI²OS is permitted, the EI²OS is activated when either of the factors is detected. As any interrupt other than the activation factor is masked while the EI²OS is running, it is recommended that you should mask either of the interrupt requests when using the EI²OS.
 - The interrupt flag is cleared by the EI²OS interrupt clear signal for the resource that has two interrupt factors in the same interrupt control register (ICR).
 - If a resource has two interrupt sources for the same interrupt number, both of the interrupt request flags are cleared by the μ DMAC interrupt clear signal. Therefore, when you use either of two interrupt factors for the DMAC function, another interrupt function is disabled. Set the interrupt request permission bit to "0" in the appropriate resource, and take measures by software polling.

• Content of USB interruption factor

USB interrupt factor	Details
USB function 1	End Point0-IN End Point0-OUT
USB function 2	End Point1-5 *
USB function 3	SUSP SOF BRST WKUP CONF
USB function 4	SPK
USB HOST1	DIRQ CNNIRQ URIRQ RWKIRQ
USB HOST2	SOFIRQ CMPIRQ

* : Endpoints 1 and 2 can also be used during USB HOST operation.

■ USB

1. USB Function

The USB function is an interface supporting the USB (Universal Serial Bus) communications protocol.

- Feature of USB function
 - Correspond to USB Full Speed
 - Full speed (12 Mbps) is supported.
 - The device status is auto-answer.
 - Bit stripping, bit stuffing, and automatic generation and check of CRC5 and CRC16
 - Toggle check by data synchronization bit
 - Automatic response to all standard commands except Get/SetDescriptor and SynchFrame commands (these 3 commands can be processed the same way as the class vendor commands).
 - The class vendor commands can be received as data and responded via firmware.
 - Supports up to 6 EndPoints (EndPoint0 is fixed to control transfer)
 - 2 transfer data buffers integrated for each end point (one IN buffer and one OUT buffer for EndPoint 0)
 - Supports automatic transfer mode for transfer data via DMA (except buffers for EndPoint 0)

MB90330A Series

2. USB HOST

USB HOST provides the minimal host operations required and is a function that enables data to be transferred to and from a device without PC intervention.

- Feature of USB HOST
 - Automatic detection of Low Speed/Full Speed transfer
 - Low Speed/Full Speed transfer support
 - Automatic detection of connection and cutting device
 - Reset sending function support to USB-bus
 - Support of IN/OUT/SETUP/SOF token
 - In-token handshake packet automatic transmission (excluding STALL)
 - Out-token handshake packet automatic detection
 - Supports a maximum packet length of 256 bytes.
 - Error (CRC error/toggle error/time-out) various supports
 - Wake-Up function support
- Restrictions of USB HOST

		USB HOST
HUB support		○*
Transfer	Bulk transfer	○
	Control transfer	○
	Interrupt transfer	○
	Isochronous transfer	×
Transfer speed	Low Speed	○
	Full Speed	○
PRE packet support		×
SOF packet support		○
Error	CRC error	○
	Toggle error	○
	Time-out	○
	Maximum packet < receive data	○
Detection of connection and cutting of device		○
Transfer speed detection		○

○ : Supported
 × : Not supported

* : It corresponds to Full Speed only, and the HUB supports up to one step.

■ SECTOR CONFIGURATION OF FLASH MEMORY

- Sector configuration of 3Mbit flash memory

3 Mbits flash memory is located in F9_H to FF_H bank on the CPU memory map.

Flash Memory	CPU address	Writer address *
Prohibited	F80000H	00000H
	F8FFFFH	0FFFFH
SA0 (64 Kbytes)	F90000H	10000H
	F9FFFFH	1FFFFH
SA1 (64 Kbytes)	FA0000H	20000H
	FAFFFFH	2FFFFH
SA2 (64 Kbytes)	FB0000H	30000H
	FBFFFFH	3FFFFH
Prohibited	FC0000H	40000H
	FCFFFFH	4FFFFH
SA3 (64 Kbytes)	FD0000H	50000H
	FDFFFFH	5FFFFH
SA4 (64 Kbytes)	FE0000H	60000H
	FEFFFFH	6FFFFH
SA5 (32 Kbytes)	FF0000H	70000H
	FF7FFFH	77FFFH
SA6 (8 Kbytes)	FF8000H	78000H
	FF9FFFH	79FFFH
SA7 (8 Kbytes)	FFA000H	7A000H
	FFBFFFH	7BFFFH
SA8 (16 Kbytes)	FFC000H	7C000H
	FFFFFHH	7FFFFH

* : The writer address is relative to the CPU address when data is programmed into flash memory by a parallel programmer. Programming and erasing by the general-purpose parallel programmer are executed based on writer addresses.

MB90330A Series

- Sector configuration of 4Mbit flash memory

4 Mbits flash memory is located in F8_H to FF_H bank on the CPU memory map.

Flash Memory	CPU address	Writer address *
SA0 (64 Kbytes)	F80000H	00000H
	F8FFFFH	0FFFFH
SA1 (64 Kbytes)	F90000H	10000H
	F9FFFFH	1FFFFH
SA2 (64 Kbytes)	FA0000H	20000H
	FAFFFFH	2FFFFH
SA3 (32 Kbytes)	FB0000H	30000H
	FB7FFFH	37FFFH
SA4 (8 Kbytes)	FB8000H	38000H
	FB9FFFH	39FFFH
SA5 (8 Kbytes)	FBA000H	3A000H
	FBBFFFH	3BFFFH
SA6 (16 Kbytes)	FBC000H	3C000H
	FBBFFFH	3BFFFH
SA7 (64 Kbytes)	FC0000	40000H
	FCFFFF	4FFFFH
SA8 (64 Kbytes)	FD0000	50000H
	FDFFFF	5FFFFH
SA9 (64 Kbytes)	FE0000H	60000H
	FEFFFFH	6FFFFH
SA10 (32 Kbytes)	FF0000H	70000H
	FF7FFFH	77FFFH
SA11 (8 Kbytes)	FF8000H	78000H
	FF9FFFH	79FFFH
SA12 (8 Kbytes)	FFA000H	7A000H
	FFBFFFH	7BFFFH
SA13 (16 Kbytes)	FFC000H	7C000H
	FFFFFFH	7FFFFH

* : The writer address is relative to the CPU address when data is programmed into flash memory by a parallel programmer. Programming and erasing by the general-purpose parallel programmer are executed based on writer addresses.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage*1	V _{CC}	V _{SS} – 0.3	V _{SS} + 4.0	V	
	AV _{CC}	V _{SS} – 0.3	V _{SS} + 4.0	V	V _{CC} ≥ AV _{CC} *2
	AVRH	V _{SS} – 0.3	V _{SS} + 4.0	V	AV _{CC} ≥ AVR ≥ 0 V*3
Input voltage*1	V _I	V _{SS} – 0.3	V _{SS} + 4.0	V	*4
		V _{SS} – 0.3	V _{SS} + 6.0	V	N-ch open-drain (Withstand voltage of 5 V I/O)*5
		– 0.5	V _{SS} + 4.5	V	USB I/O
Output voltage*1	V _O	V _{SS} – 0.3	V _{SS} + 4.0	V	*4
		– 0.5	V _{SS} + 4.5	V	USB I/O
Maximum clamp current	I _{CLAMP}	– 2.0	+2.0	mA	*6
Total maximum clamp current	Σ I _{CLAMP}	—	20	mA	*6
“L” level maximum output current	I _{OL1}	—	10	mA	Other than USB I/O*7
	I _{OL2}	—	43	mA	USB I/O*7
“L” level average output current	I _{OLAV1}	—	4	mA	*8
	I _{OLAV2}	—	15/4.5	mA	USB-I/O (Full speed/ Low speed) *8
“L” level maximum total output current	ΣI _{OL}	—	100	mA	
“L” level average total output current	ΣI _{OLAV}	—	50	mA	*9
“H” level maximum output current	I _{OH1}	—	– 10	mA	Other than USB I/O*7
	I _{OH2}	—	– 43	mA	USB I/O*7
“H” level average output current	I _{OHAV1}	—	– 4	mA	*8
	I _{OHAV2}	—	–15/–4.5	mA	USB-I/O (Full speed/ Low speed) *8
“H” level maximum total output current	ΣI _{OH}	—	– 100	mA	
“H” level average total output current	ΣI _{OHAV}	—	– 50	mA	*9
Power consumption	P _d	—	340	mW	
Operating temperature	T _A	– 40	+ 85	°C	
Storage temperature	T _{stg}	– 55	+ 150	°C	
		– 55	+ 125	°C	USB I/O

*1 : The parameter is based on V_{SS} = AV_{SS} = 0.0 V.

*2 : Be careful not to let AV_{CC} exceed V_{CC}, for example, when the power is turned on.

*3 : Be careful not to let AVR_H exceed AV_{CC}.

*4 : V_I and V_O must not exceed V_{CC} + 0.3 V. However, if the maximum current to/from an input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_I rating.

*5 : Applicable to pins : P60 to P67, P96, PA0 to PA7, PB0 to PB4, UTEST


(Continued)

MB90330A Series

(Continued)

- *6 : • Applicable to pins: P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P70 to P77, P80 to P87, P90 to P95, PB5, PB6
- Use within recommended operating conditions.
 - Use at DC voltage (current)
 - The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the V_{CC} pin, and this may affect other devices.
 - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V) , the power supply is provided from the pins, so that incomplete operation may result.
 - Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on reset.
 - Care must be taken not to leave the +B input pin open.
 - Note that analog system input/output pins other than P60 to P67, P96, PA0 to PA7, PB0 to PB4, DVP, DVM, HVP, HVM, UTEST, HCON
 - Sample recommended circuits:

- Input/output equivalent circuits



- *7 : A peak value of an applicable one pin is specified as a maximum output current.
- *8 : The average output current specifies the mean value of the current flowing in the relevant single pin during a period of 100 ms.
- *9 : The average total output current specifies the mean value of the currents flowing in all of the relevant pins during a period of 100 ms.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

($V_{SS} = AV_{SS} = 0.0\text{ V}$)

Parameter	Symbol	Value		Unit	Remarks
		Min	Max		
Power supply voltage	V_{CC}	3.0	3.6	V	At normal operation (when using USB)
		2.7	3.6	V	At normal operation (when not using USB)
		1.8	3.6	V	Hold state of stop operation
Input "H" voltage	V_{IH}	$0.7 V_{CC}$	$V_{CC} + 0.3$	V	CMOS input pin
	V_{IHS1}	$0.8 V_{CC}$	$V_{CC} + 0.3$	V	CMOS hysteresis input pin
	V_{IHS2}	$0.8 V_{CC}$	$V_{SS} + 5.3$	V	N-ch open-drain (Withstand voltage of 5 V I/O)*
	V_{IHM}	$V_{CC} - 0.3$	$V_{CC} + 0.3$	V	MD pin input
	V_{IHUSB}	2.0	$V_{CC} + 0.3$	V	USB pin input
Input "L" voltage	V_{IL}	$V_{SS} - 0.3$	$0.3 V_{CC}$	V	CMOS input pin
	V_{ILS}	$V_{SS} - 0.3$	$0.2 V_{CC}$	V	CMOS hysteresis input pin
	V_{ILM}	$V_{SS} - 0.3$	$V_{SS} + 0.3$	V	MD pin input
	V_{ILUSB}	V_{SS}	0.8	V	USB pin input
Differential input sensitivity	V_{DI}	0.2	—	V	USB pin input
Differential common mode input voltage range	V_{CM}	0.8	2.5	V	USB pin input
Operating temperature	T_A	- 40	+ 85	°C	When not using USB
		0	+ 70	°C	When using USB, at external bus operation

* : Applicable to pins : P60 to P67, P96, PA0 to PA7, PB0 to PB4, UTEST

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

MB90330A Series

3. DC Characteristics

($V_{CC} = AV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = -40 \text{ }^{\circ}\text{C}$ to $+85 \text{ }^{\circ}\text{C}$)

Parameter	Sym- bol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Output “H” voltage	V _{OH}	Output pins other than P60 to P67, P96, PA0 to PA7, PB0 to PB4, HVP, HVM, DVP, DVM	I _{OH} = − 4.0 mA	V _{CC} − 0.5	—	V _{CC}	V	
		HVP, HVM, DVP, DVM	R _L = 15 kΩ ± 5%	2.8	—	3.6	V	
Output “L” voltage	V _{OL}	Output pins other than HVP, HVM, DVP, DVM	I _{OL} = 4.0 mA	V _{SS}	—	V _{SS} + 0.4	V	
		HVP, HVM, DVP, DVM	R _L = 1.5 kΩ ± 5%	0	—	0.3	V	
Input leak current	I _{IL}	Output pins other than P60 to P67, P96, PA0 to PA7, PB0 to PB4, HVP, HVM, DVP, DVM	V _{CC} = 3.3 V, V _{SS} < V _I < V _{CC}	− 10	—	+ 10	μA	
		HVP, HVM, DVP, DVM	—	− 5	—	+ 5	μA	
Pull-up resistance	R _{PULL}	P00 to P07, P10 to P17	V _{CC} = 3.3 V, T _A = + 25 °C	25	50	100	kΩ	
Open drain output current	I _{LIOD}	P60 to P67, P96, PA0 to PA7, PB0 to PB4	—	—	0.1	10	μA	
Power supply current	I _{CC}	V _{CC}	V _{CC} = 3.3 V, Internal frequency 24 MHz, At normal operating	—	75	85	mA	MB90F334A
			At USB operating (USTP = 0)	—	65	75	mA	MB90333A
			V _{CC} = 3.3 V, Internal frequency 24 MHz, At normal operating	—	70	80	mA	MB90F334A
			At non-operating USB (USTP = 1)	—	60	70	mA	MB90333A
	I _{CCS}		V _{CC} = 3.3 V, Internal frequency 24 MHz, At sleep mode	—	27	40	mA	
	I _{CTS}		V _{CC} = 3.3 V, Internal frequency 24 MHz, At timer mode	—	3.5	10	mA	
			V _{CC} = 3.3 V, Internal frequency 3 MHz, At timer mode	—	1	2	mA	
	I _{CCL}		V _{CC} = 3.3 V, Internal frequency 8 kHz, At sub clock operation, (T _A = +25 °C)	—	25	150	μA	

(Continued)

MB90330A Series

(Continued)

($V_{CC} = AV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = -40 \text{ }^{\circ}\text{C}$ to $+85 \text{ }^{\circ}\text{C}$)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Power supply current	I_{CCLs}	V_{CC}	$V_{CC} = 3.3 \text{ V}$, Internal frequency 8 kHz, At sub clock, At sleep operating, ($T_A = +25 \text{ }^{\circ}\text{C}$)	—	10	50	μA	
	I_{CCT}		$V_{CC} = 3.3 \text{ V}$, Internal frequency 8 kHz, Watch mode, ($T_A = +25 \text{ }^{\circ}\text{C}$)	—	1.5	40	μA	
	I_{CCH}		$T_A = +25 \text{ }^{\circ}\text{C}$, At stop	—	1	40	μA	
Input capacitance	C_{IN}	Other than AV_{CC} , AV_{SS} , V_{CC} , V_{SS}	—	—	5	15	pF	
Pull-up resistor	R_{up}	$\overline{RST}$	—	25	50	100	k Ω	
USB I/O output impedance	Z_{USB}	DVP, DVM HVP, HVM	—	3	—	14	Ω	

Note : P60 to P67, P96, PA0 to PA7, and PB0 to PB4 are N-ch open-drain pins usually used as CMOS.

MB90330A Series


4. AC Characteristics

(1) Clock input timing

($V_{CC} = AV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = -40 \text{ }^{\circ}\text{C}$ to $+85 \text{ }^{\circ}\text{C}$)


Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Clock frequency	f_{CH}	X0, X1	—	6	—	MHz	When oscillator is used
			6	—	24	MHz	External clock input
	f_{CL}	X0A, X1A	—	32.768	—	kHz	
Clock cycle time	t_{HCYL}	X0, X1	—	166.7	—	ns	When oscillator is used
			166.7	—	41.7	ns	External clock input
	t_{LCYL}	X0A, X1A	—	30.5	—	s	
Input clock pulse width	P_{WH} P_{WL}	X0	10	—	—	ns	A reference duty ratio is 30% to 70%.
	P_{WHL} P_{WLL}	X0A	—	15.2	—	s	
Input clock rise time and fall time	t_{cr} t_{cf}	X0	—	—	5	ns	At external clock
Internal operating clock frequency	f_{CP}	—	3	—	24	MHz	When main clock is used
	f_{CPL}	—	—	8.192	—	kHz	When sub clock is used
Internal operating clock cycle time	t_{CP}	—	42	—	333	ns	When main clock is used
	t_{CPL}	—	—	122.1	—	s	When sub clock is used

• Clock Timing




- PLL operation guarantee range

Relation between power supply voltage and internal operation clock frequency



Note : When the USB is used, operation is guaranteed at voltages between 3.0 V and 3.6 V.

Relation between internal operation clock frequency and external clock frequency




MB90330A Series

The AC standards assume the following measurement reference voltages.

- Input signal waveform

Hysteresis input pin



Hysteresis input/other than MD input pin



- Output signal waveform

Output pin




(2) Clock output timing

($V_{SS} = AV_{SS} = 0.0\text{ V}$, $T_A = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Cycle time	t_{CYC}	CLK	—	t_{CP}	—	ns	
CLK $\uparrow$ →CLK $\downarrow$	t_{CHCL}	CLK	$V_{CC} = 3.0\text{ V}$ to 3.6 V	$t_{CP}/2 - 15$	$t_{CP}/2 + 15$	ns	At $f_{cp} = 24\text{ MHz}$
				$t_{CP}/2 - 20$	$t_{CP}/2 + 20$	ns	At $f_{cp} = 12\text{ MHz}$
				$t_{CP}/2 - 64$	$t_{CP}/2 + 64$	ns	At $f_{cp} = 6\text{ MHz}$

Note : t_{CP} : Refer to “(1) Clock input timing”.



MB90330A Series


(3) Reset

($V_{CC} = AV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = -40 \text{ }^{\circ}\text{C}$ to $+85 \text{ }^{\circ}\text{C}$)


Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Reset input time	t_{RSTL}	$\overline{RST}$	—	500	—	ns	At normal operating, At time base timer mode, At main sleep mode, At PLL sleep mode
				Oscillation time of oscillator* + 500 ns	—	μs	At stop mode, At sub clock mode, At sub sleep mode, At watch mode

* : Oscillation time of oscillator is the time that the amplitude reaches 90%. It takes several milliseconds to several dozens of milliseconds on a crystal oscillator, several hundreds of microseconds to several milliseconds on a ceramic oscillator, and 0 milliseconds on an external clock.

- During normal operation, time-base timer mode, main sleep mode and PLL sleep mode




- During stop mode, sub clock mode, sub-sleep mode and watch mode




(4) Power-on reset

($V_{CC} = AV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = -40 \text{ }^{\circ}\text{C}$ to $+85 \text{ }^{\circ}\text{C}$)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Power supply rising time	t_R	V_{CC}	—	0.05	30	ms	
Power supply shutdown time	t_{OFF}	V_{CC}		1	—	ms	Waiting time until power-on



- Notes :
- V_{CC} must be lower than 0.2 V before the power supply is turned on.
 - The above standard is a value for performing a power-on reset.
 - In the device, there are internal registers which is initialized only by a power-on reset. When the initialization of these items is expected, turn on the power supply according to the standards.
 - Sudden change of power supply voltage may activate the power-on reset function. When changing the power supply voltage during operation as illustrated below, voltage fluctuation should be minimized so that the voltage rises as smoothly as possible. When raising the power, do not use PLL clock. However, if voltage drop is 1 V/s or less, use of PLL clock is allowed during operation.



MB90330A Series


(5) UART0, UART1, UART2, UART3 I/O extended serial timing

($V_{CC} = AV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = -40 \text{ }^{\circ}\text{C}$ to $+85 \text{ }^{\circ}\text{C}$)


Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Serial clock cycle time	t_{SCYC}	SCKx	Internal shift clock mode output pin is : $C_L = 80 \text{ pF} + 1\text{TTL}$	$8 t_{CP}$	—	ns
SCK↓→SOT delay time	t_{SLOV}	SCKx, SOTx		- 80	+ 80	ns
Valid SIN→SCK↑	t_{IVSH}	SCKx, SINx		100	—	ns
SCK↑→valid SIN hold time	t_{SHIX}	SCKx, SINx		60	—	ns
Serial clock H pulse width	t_{SHSL}	SCKx, SINx	External shift clock mode output pin is : $C_L = 80 \text{ pF} + 1\text{TTL}$	$4 t_{CP}$	—	ns
Serial clock L pulse width	t_{SLSH}	SCKx, SINx		$4 t_{CP}$	—	ns
SCK↓→SOT delay time	t_{SLOV}	SCKx, SOTx		—	150	ns
Valid SIN→SCK↑	t_{IVSH}	SCKx, SINx		60	—	ns
SCK↑→valid SIN hold time	t_{SHIX}	SCKx, SINx		60	—	ns

- Notes :
- Above rating is the case of CLK synchronous mode.
 - C_L is a load capacitance value on pins for testing.
 - t_{CP} : Refer to “ (1) Clock input timing”.

- Internal shift clock mode



- External shift clock mode



MB90330A Series

(6) I²C timing

(V_{CC} = AV_{CC} = 3.3 V ± 0.3 V, V_{SS} = AV_{SS} = 0.0 V, T_A = - 40 °C to + 85 °C)

Parameter	Symbol	Conditions	Value		Unit
			Min	Max	
SCL clock frequency	f _{SCL}	Power-supply voltage of external pull-up resistor at 5.0 V. R = 1.2 kΩ, C = 50 pF*2 Power-supply voltage of external pull-up resistor at 3.6 V. R = 1.0 kΩ, C = 50 pF*2	0	100	kHz
(Repeat) [start] condition hold time SDA ↓ → SCL ↓	t _{HDSTA}		4.0	—	μs
SCL clock “L” width	t _{LOW}		4.7	—	μs
SCL clock “H” width	t _{HIGH}		4.0	—	μs
Repeat [start] condition setup time SCL ↑ → SDA ↓	t _{SUSTA}		4.7	—	μs
Data hold time SCL ↓ → SDA ↓ ↑	t _{HDDAT}		0	3.45*3	μs
Data setup time SDA ↓ ↑ → SCL ↑	t _{SUDAT}	Power-supply voltage of external pull-up resistor at 5.0 V. f _{CP} *1 ≤ 20 MHz, R = 1.2 kΩ, C = 50 pF*2 Power-supply voltage of external pull-up resistor at 3.6 V. f _{CP} *1 ≤ 20 MHz, R = 1.0 kΩ, C = 50 pF*2	250*4	—	ns
		Power-supply voltage of external pull-up resistor at 5.0 V. f _{CP} *1 > 20 MHz, R = 1.2 kΩ, C = 50 pF*2 Power-supply voltage of external pull-up resistor at 3.6 V. f _{CP} *1 > 20 MHz, R = 1.0 kΩ, C = 50 pF*2	200*4	—	
[Stop] condition setup time SCL ↑ → SDA ↑	t _{SUSTO}	Power-supply voltage of external pull-up resistor at 5.0 V. R = 1.2 kΩ, C = 50 pF*2	4.0	—	μs
Bus free time between [stop] condition and [start] condition	t _{BUS}	Power-supply voltage of external pull-up resistor at 3.6 V. R = 1.0 kΩ, C = 50 pF*2	4.7	—	μs


*1 : f_{CP} is internal operating clock frequency. Refer to “(1) Clock input timing”.

*2 : R and C are pull-up resistance of SCL and SDA lines and load capacitance.

*3 : The maximum t_{HDDAT} only has to be met if the device does not stretch the “L” width (t_{LOW}) of the SCL signal.


*4 : Refer to “• Note of SDA, SCL set-up time”.

- Note of SDA, SCL set-up time



Note : The rating of the input data set-up time in the device connected to the bus cannot be satisfied depending on the load capacitance or pull-up resistor. Be sure to adjust the pull-up resistor of SDA and SCL if the rating of the input data set-up time cannot be satisfied.

- Timing definition




MB90330A Series

(7) Timer input timing

($V_{CC} = AV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Input pulse width	t_{TIWH} t_{TIWL}	FRCK, INx, TINx, PWC	—	4 t_{CP}	—	ns


Note : t_{CP} : Refer to “(1) Clock input timing”.



(8) Timer output timing

($V_{CC} = AV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
CLK $\uparrow$ →T _{OUT} change time PPG0 to PPG5 change time OUT0 to OUT3 change time	t_{TO}	TOTx, PPGx, OUTx	—	30	—	ns




(9) Trigger input timing

($V_{CC} = AV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	t_{TRGH}	INTx, ADTG	—	5 t_{CP}	—	ns	At normal operating
	t_{TRGL}			1	—	μs	In Stop mode

Note : t_{CP} : Refer to “(1) Clock input timing”.




(10) Bus read timing

($V_{CC} = AV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = 0 \text{ }^{\circ}\text{C}$ to $+70 \text{ }^{\circ}\text{C}$)

Parameter	Sym- bol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
ALE pulse width	t_{LHLL}	ALE	—	$t_{CP}/2 - 15$	—	ns	At $f_{CP} = 24 \text{ MHz}$
				$t_{CP}/2 - 20$	—	ns	At $f_{CP} = 12 \text{ MHz}$
				$t_{CP}/2 - 35$	—	ns	At $f_{CP} = 6 \text{ MHz}$
Valid address→ALE↓time	t_{AVLL}	Address, ALE	—	$t_{CP}/2 - 17$	—	ns	
				$t_{CP}/2 - 40$	—	ns	At $f_{CP} = 6 \text{ MHz}$
ALE↓→Address valid time	t_{LLAX}	ALE, Address	—	$t_{CP}/2 - 15$	—	ns	
Valid address→ $\overline{RD}$ ↓time	t_{AVRL}	$\overline{RD}$, Address	—	$t_{CP} - 25$	—	ns	
Valid address→valid data input	t_{AVDV}	Address/ data	—	—	$5 t_{CP}/2 - 55$	ns	
				—	$5 t_{CP}/2 - 80$	ns	At $f_{CP} = 6 \text{ MHz}$
$\overline{RD}$ pulse width	t_{RLRH}	$\overline{RD}$	—	$3 t_{CP}/2 - 25$	—	ns	At $f_{CP} = 24 \text{ MHz}$
				$3 t_{CP}/2 - 20$	—	ns	At $f_{CP} = 12 \text{ MHz}$
$\overline{RD}$ ↓→valid data input	t_{RLDV}	$\overline{RD}$, Data	—	—	$3 t_{CP}/2 - 55$	ns	
				—	$3 t_{CP}/2 - 80$	ns	At $f_{CP} = 6 \text{ MHz}$
$\overline{RD}$ ↓→data hold time	t_{RHDX}	$\overline{RD}$, Data	—	0	—	ns	
$\overline{RD}$ ↑→ALE↑time	t_{RHLH}	$\overline{RD}$, ALE	—	$t_{CP}/2 - 15$	—	ns	
$\overline{RD}$ ↑→address valid time	t_{RHAX}	Address, $\overline{RD}$	—	$t_{CP}/2 - 10$	—	ns	
Valid address→CLK↑time	t_{AVCH}	Address, CLK	—	$t_{CP}/2 - 17$	—	ns	
$\overline{RD}$ ↓→CLK↑time	t_{RLCH}	$\overline{RD}$, CLK	—	$t_{CP}/2 - 17$	—	ns	
ALE↓→ $\overline{RD}$ ↓time	t_{LLRL}	$\overline{RD}$, ALE	—	$t_{CP}/2 - 15$	—	ns	

Note : t_{CP} : Refer to “(1) Clock input timing”.

MB90330A Series




(11) Bus write timing

($V_{CC} = AV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = 0^\circ\text{C to } +70^\circ\text{C}$)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Valid address $\rightarrow \overline{\text{WR}}\downarrow$ time	t_{AVWL}	Address, $\overline{\text{WR}}$	—	$t_{CP} - 15$	—	ns	
$\overline{\text{WR}}$ pulse width	t_{WLWH}	$\overline{\text{WRL}}, \overline{\text{WRH}}$	—	$3 t_{CP}/2 - 25$	—	ns	At $f_{CP} = 24 \text{ MHz}$
			—	$3 t_{CP}/2 - 20$	—	ns	At $f_{CP} = 12 \text{ MHz}$
Valid data output $\rightarrow \overline{\text{WR}}\uparrow$ time	t_{DVWH}	Data, $\overline{\text{WR}}$	—	$3 t_{CP}/2 - 15$	—	ns	
$\overline{\text{WR}}\uparrow \rightarrow$ data hold time	t_{WHDX}	$\overline{\text{WR}}$, Data	—	10	—	ns	At $f_{CP} = 24 \text{ MHz}$
			—	20	—	ns	At $f_{CP} = 12 \text{ MHz}$
			—	30	—	ns	At $f_{CP} = 6 \text{ MHz}$
$\overline{\text{WR}}\uparrow \rightarrow$ address valid time	t_{WHAX}	$\overline{\text{WR}}$, Address	—	$t_{CP}/2 - 10$	—	ns	
$\overline{\text{WR}}\uparrow \rightarrow \text{ALE}\uparrow$ time	t_{WHLH}	$\overline{\text{WR}}$, ALE	—	$t_{CP}/2 - 15$	—	ns	
$\overline{\text{WR}}\downarrow \rightarrow \text{CLK}\uparrow$ time	t_{WLCH}	$\overline{\text{WR}}$, CLK	—	$t_{CP}/2 - 17$	—	ns	

Note : t_{CP} : Refer to “ (1) Clock input timing”.




MB90330A Series

(12) Ready input timing

($V_{CC} = AV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = 0 \text{ }^{\circ}\text{C}$ to $+70 \text{ }^{\circ}\text{C}$)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
RDY set-up time	t_{RYHS}	RDY	—	35	—	ns	$f_{cp} = 6 \text{ MHz}$
			—	70	—	ns	
RDY hold time	t_{RYHH}		—	0	—	ns	




(13) Hold timing

($V_{CC} = AV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = 0 \text{ }^{\circ}\text{C}$ to $+70 \text{ }^{\circ}\text{C}$)

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Pin floating $\rightarrow \overline{\text{HAK}} \downarrow$ time	t_{XHAL}	$\overline{\text{HAK}}$	—	30	t_{CP}	ns
$\overline{\text{HAK}} \downarrow \rightarrow$ pin valid time	t_{HAHV}	$\overline{\text{HAK}}$		t_{CP}	$2 t_{CP}$	ns

- Notes :
- It takes one cycle or more for $\overline{\text{HAK}}$ to change after the HRQ pin is captured.
 - t_{CP} : Refer to “(1) Clock input timing”.



MB90330A Series

5. Electrical Characteristics for the A/D Converter

($V_{CC} = AV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = -40 \text{ }^\circ\text{C}$ to $+85 \text{ }^\circ\text{C}$)

Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	—	—	—	—	10	bit	
Total error	—	—	—	—	± 3.0	LSB	
Nonlinear error	—	—	—	—	± 2.5	LSB	
Differential linear error	—	—	—	—	± 1.9	LSB	
Zero transition voltage	V_{OT}	AN0 to AN15	$AV_{SS} - 1.5 \text{ LSB}$	$AV_{SS} + 0.5 \text{ LSB}$	$AV_{SS} + 2.5 \text{ LSB}$	V	1 LSB = $(AV_{RH} - AV_{SS})/1024$
Full-scale transition voltage	V_{FST}	AN0 to AN15	$AV_{RH} - 3.5 \text{ LSB}$	$AV_{RH} - 1.5 \text{ LSB}$	$AV_{RH} + 0.5 \text{ LSB}$	V	
Conversion time	—	—	—	$176 t_{CP}^{*1}$	—	ns	
Sampling time	—	—	—	$64 t_{CP}^{*1}$	—	ns	
Analog port input current	I_{AIN}	AN0 to AN15	—	—	10	μA	
Analog input voltage	V_{AIN}	AN0 to AN15	0	—	AV_{RH}	V	
Reference voltage	—	AV_{RH}	2.7	—	AV_{CC}	V	
Power supply current	I_A	AV_{CC}	—	1.4	3.5	mA	
	I_{AH}	AV_{CC}	—	—	5	μA	*2
Reference voltage supplying current	I_R	AV_{RH}	—	95	170	μA	
	I_{RH}	AV_{RH}	—	—	5	μA	*2
Interchannel disparity	—	AN0 to AN15	—	—	4	LSB	

*1 : t_{CP} : Refer to “4. AC Characteristics (1) Clock input timing”.


*2 : The current when the CPU is in stop mode and the A/D converter is not operating (For $V_{CC} = AV_{CC} = AV_{RH} = 3.3 \text{ V}$).

Notes :

- **About the external impedance of the analog input and its sampling time**

- A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision.

- Analog input circuit model




Note : The values are reference values.

	R	C
MB90333A	1.9 k Ω (Max)	32.3 pF (Max)
MB90F334A	1.9 k Ω (Max)	25.0 pF (Max)
MB90F335A	1.9 k Ω (Max)	25.0 pF (Max)
MB90V330A	1.9 k Ω (Max)	32.3 pF (Max)


- To satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the resistor value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value.

- The relationship between the external impedance and minimum sampling time

(External impedance = 0 k Ω to 100 k Ω)



(External impedance = 0 k Ω to 20 k Ω)




- If the sampling time cannot be sufficient, connect a capacitor of about 0.1 μ F to the analog input pin.

- **About errors**

As |AVRH| becomes smaller, values of relative errors grow larger.

A/D Converter Glossary

Resolution :	Analog changes that are identifiable with the A/D converter.
Linearity error :	The deviation of the straight line connecting the zero transition point ("00 0000 0000" ↔ "00 0000 0001") with the full-scale transition point ("11 1111 1110" ↔ "11 1111 1111") from actual conversion characteristics.
Differential linearity error :	The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value.
Total error :	The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error and linearity error.



$$\text{Total error for digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} \text{ [LSB]}$$

$$1 \text{ LSB (Theoretical value)} = \frac{AVRH - AVss}{1024} \text{ [V]}$$


$$V_{OT} \text{ (Theoretical value)} = AVss + 0.5 \text{ LSB [V]}$$

$$V_{FST} \text{ (Theoretical value)} = AVRH - 1.5 \text{ LSB [V]}$$

V_{NT} : Voltage at a transition of digital output from (N - 1) to N

(Continued)

(Continued)



$$\text{Linearity error of digital output N} = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + V_{OT}\}}{1 \text{ LSB}} \quad [\text{LSB}]$$

$$\text{Differential linearity error of digital output N} = \frac{V_{(N+1)T} - V_{NT}}{1 \text{ LSB}} - 1 \quad [\text{LSB}]$$

$$1 \text{ LSB} = \frac{V_{FST} - V_{OT}}{1022} \quad [\text{V}]$$

V_{OT} : Voltage at transition of digital output from "000H" to "001H"

V_{FST} : Voltage at transition of digital output from "3FEH" to "3FFH"

MB90330A Series


6. USB characteristics

($V_{CC} = AV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$)


Parameter		Sym- bol	Value		Unit	Remarks
			Min	Max		
Input characteristics	Input High level voltage	V _{IH}	2.0	—	V	
	Input Low level voltage	V _{IL}	—	0.8	V	
	Differential input sensitivity	V _{DI}	0.2	—	V	
	Differential common mode range	V _{CM}	0.8	2.5	V	
Output characteristics	Output High level voltage	V _{OH}	2.8	3.6	V	I _{OH} = – 200 μA
	Output Low level voltage	V _{OL}	0.0	0.3	V	I _{OL} = 2 mA
	Cross over voltage	V _{CRS}	1.3	2.0	V	
	Rise time	t _{FR}	4	20	ns	Full Speed
		t _{LR}	75	300	ns	Low Speed
	Fall time	t _{FF}	4	20	ns	Full Speed
		t _{LF}	75	300	ns	Low Speed
	Rising/falling time matching	t _{RFM}	90	111.11	%	(T _{FR} /T _{FF})
		t _{RLM}	80	125	%	(T _{LR} /T _{LF})
Output impedance		Z _{DRV}	28	44	Ω	Including R _S = 27 Ω
Series resistance		R _S	25	30	Ω	Recommended value = 27 Ω at using USB*

* : Arrange the series resistance R_s values in order to set the impedance value within the output impedance ZSRV.


• Data signal timing (Full Speed)




• Data signal timing (Low Speed)



- Load condition (Full Speed)



- Load condition (Low Speed)



MB90330A Series

7. Flash memory write/erase characteristics

Parameter	Condition	Value			Unit	Remarks
		Min	Typ	Max		
Sector erase time	T _A = + 25 °C V _{CC} = 3.0 V	—	1	15	s	Excludes 00 _H programming prior to erasure.
Chip erase time		—	9	—	s	*:MB90F334A (384 Kbytes) Excludes 00 _H programming prior to erasure.
		—	14	—		*:MB90F335A (512 Kbytes) Excludes 00 _H programming prior to erasure.
Word (16-bit width) programming time			—	16	3600	μs
Programming/erase cycle	—	10000	—	—	cycle	
Flash memory data retaining period	Average T _A = + 85 °C	20	—	—	year	*


* : This value comes from the technology qualification. (using Arrhenius equation to translate high temperature measurements into normalized value at + 85 °C)


■ ORDERING INFORMATION

Part number	Package	Remarks
MB90F334APMC1 MB90F335APMC1 MB90333APMC1	120-pin plastic LQFP (FPT-120P-M24)	
MB90F334APMC MB90F335APMC MB90333APMC	120-pin plastic LQFP (FPT-120P-M21)	
MB90V330ACR	299-pin ceramic PGA (PGA-299C-A01)	For evaluation

MB90330A Series

■ PACKAGE DIMENSIONS


120-pin plastic LQFP  (FPT-120P-M24)	Lead pitch	0.40 mm
	Package width × package length	14.0 mm × 14.0 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
	Code (Reference)	P-LFQFP120-14×14-0.40




Please check the latest package dimension at the following URL.
<http://edevic.fujitsu.com/package/en-search/>

(Continued)

(Continued)

120-pin plastic LQFP  (FPT-120P-M21)	Lead pitch	0.50 mm
	Package width × package length	16.0 × 16.0 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
	Weight	0.88 g
	Code (Reference)	P-LFQFP120-16×16-0.50



Please check the latest package dimension at the following URL.
<http://edevice.fujitsu.com/package/en-search/>

MB90330A Series

■ MAIN CHANGES IN THIS EDITION

Page	Section	Change Results
39	■ ELECTRICAL CHARACTERISTICS 2. Recommended Operating Conditions	Corrected the remarks for operating temperature as follows; When using USB → When using USB, at external bus operation

The vertical lines marked in the left side of the page show the changes.

MEMO

MEMO

MEMO

MB90330A Series

FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome,
Kohoku-ku Yokohama Kanagawa 222-0033, Japan

Tel: +81-45-415-5858

<http://jp.fujitsu.com/fsl/en/>

For further information please contact:

North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC.

1250 E. Arques Avenue, M/S 333

Sunnyvale, CA 94085-5401, U.S.A.

Tel: +1-408-737-5600 Fax: +1-408-737-5999

<http://us.fujitsu.com/micro/>

Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH

Pittlerstrasse 47, 63225 Langen, Germany

Tel: +49-6103-690-0 Fax: +49-6103-690-122

<http://emea.fujitsu.com/semiconductor/>

Korea

FUJITSU SEMICONDUCTOR KOREA LTD.

206 Kosmo Tower Building, 1002 Daechi-Dong,

Gangnam-Gu, Seoul 135-280, Republic of Korea

Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

<http://kr.fujitsu.com/fmk/>

Asia Pacific

FUJITSU SEMICONDUCTOR ASIA PTE. LTD.

151 Lorong Chuan,

#05-08 New Tech Park 556741 Singapore

Tel : +65-6281-0770 Fax : +65-6281-0220

<http://www.fujitsu.com/sg/services/micro/semiconductor/>

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD.

Rm. 3102, Bund Center, No.222 Yan An Road (E),

Shanghai 200002, China

Tel : +86-21-6146-3688 Fax : +86-21-6335-1605

<http://cn.fujitsu.com/fmc/>

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD.

10/F., World Commerce Centre, 11 Canton Road,

Tsimshatsui, Kowloon, Hong Kong

Tel : +852-2377-0226 Fax : +852-2376-3269

<http://cn.fujitsu.com/fmc/en/>

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.