16-bit Microcontrollers

CMOS

F²MC-16LX MB90350E Series

MB90351E (S) /351TE (S) /F351E (S) /F351TE (S) /352E (S) /352TE (S) / MB90F352E (S) /F352TE (S) /356E (S) /356TE (S) /F356E (S) /F356TE (S) /F357TE (S) /F357TE (S) /F357TE (S) /V340E-101/102/103/104

■ DESCRIPTION

The MB90350E series, loaded 1 channel FULL-CAN* interface and Flash ROM, is general-purpose FUJITSU 16-bit microcontroller designing for automotive and industrial applications. Its main feature is the on-board CAN interface, which conforms to CAN standard Version2.0 Part A and Part B, while supporting a very flexible message buffer scheme and so offering more functions than a normal full CAN approach.

The power supply (3 V) is supplied to the MCU core from an internal regulator circuit. This creates a major advantage in terms of EMI and power consumption.

The PLL clock multiplication circuit provides an internal 42 ns instruction execution time from an external 4 MHz clock. Also, the clock supervisor function can monitor main clock and sub clock independently.

As the peripheral resources, the unit features a 4-channel Output Compare Unit, 6-channel Input Capture Unit, 2 separate 16-bit free-run timers, 2-channel UART and 15-channel 8/10-bit A/D converter built-in.

*: Controller Area Network (CAN) - License of Robert Bosch GmbH

Note: F²MC is the abbreviation of FUJITSU Flexible Microcontroller.

Be sure to refer to the "Check Sheet" for the latest cautions on development.

"Check Sheet" is seen at the following support page

URL: http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html

"Check Sheet" lists the minimal requirement items to be checked to prevent problems beforehand in system development.



■ FEATURES

Clock

- Built-in PLL clock frequency multiplication circuit
- Selection of machine clocks (PLL clocks) is allowed among frequency division by two on oscillation clock, and multiplication of 1 to 6 times of oscillation clock (for 4 MHz oscillation clock, 4 MHz to 24 MHz).
- Operation by sub clock (up to 50 kHz: 100 kHz oscillation clock divided by two) is allowed (devices without S-suffix only).
- Minimum execution time of instruction: 42 ns (when operating with 4-MHz oscillation clock, and 6-time multiplied PLL clock).
- · Built-in clock modulation circuit

• 16 Mbytes CPU memory space

24-bit internal addressing

• Instruction system best suited to controller

- Wide choice of data types (bit, byte, word, and long word)
- Wide choice of addressing modes (23 types)
- Enhanced multiply-divide instructions with sign and RETI instructions

• Clock supervisor (MB90x356x and MB90x357x only)

- · Main clock or sub clock is monitored independently.
- Internal CR oscillation clock (100 kHz typical) can be used as sub clock.

• Enhanced high-precision computing with 32-bit accumulator

Instruction system compatible with high-level language (C language) and multitask

- Employing system stack pointer
- Enhanced various pointer indirect instructions
- · Barrel shift instructions

Increased processing speed

4-byte instruction queue

• Powerful interrupt function

- Powerful 8-level, 34-condition interrupt feature
- Up to 8 channels external interrupts are supported.

Automatic data transfer function independent of CPU

- Extended intelligent I/O service function (El²OS): up to 16 channels
- DMA : up to 16 channels

• Low power consumption (standby) mode

- Sleep mode (a mode that stops CPU operating clock)
- Main timer mode (a timebase timer mode switched from the main clock mode)
- PLL timer mode (a timebase timer mode switched from the PLL clock mode)
- Watch mode (a mode that operates sub clock and watch timer only)
- Stop mode (a mode that stops oscillation clock and sub clock)
- CPU intermittent operation mode

Process

CMOS technology

• I/O port

- General-purpose input/output port (CMOS output)
 - 49 ports (devices without S-suffix : devices that correspond to sub clock)
 - 51 ports (devices with S-suffix : devices that do not correspond to sub clock)

• Sub clock pin (X0A, X1A)

- Yes (using the external oscillation) : devices without S-suffix
- No (using the sub clock mode at internal CR oscillation) : devices with S-suffix

• Timer

- Timebase timer, watch timer, watchdog timer: 1 channel
- 8/16-bit PPG timer : 8-bit × 10 channels or 16-bit × 6 channels
- 16-bit reload timer : 2 channels (only Evaluation products has 4 channels)
- 16- bit input/output timer
 - 16-bit free-run timer: 2 channels (FRT0: ICU0/1, FRT1: ICU4/5/6/7, OCU4/5/6/7)
 - 16- bit input capture: (ICU): 6 channels
 - 16-bit output compare : (OCU) : 4 channels

FULL-CAN interface: 1 channel

- Compliant with CAN standard Version2.0 Part A and Part B
- 16 message buffers are built-in
- · CAN wake-up function

• UART (LIN/SCI): 2 channels

- Equipped with full-duplex double buffer
- Clock-asynchronous or clock-synchronous serial transmission is available.

• I²C interface*1: 1 channel

Up to 400 kbps transfer rate

• DTP/External interrupt : 8 channels, CAN wakeup : 1 channel

Module for activation of extended intelligent I/O service (El²OS), DMA, and generation of external interrupt by external input.

• Delay interrupt generator module

Generates interrupt request for task switching.

• 8/10-bit A/D converter: 15 channels

- Resolution is selectable between 8-bit and 10-bit.
- · Activation by external trigger input is allowed.
- Conversion time: 3 μs (at 24 MHz machine clock, including sampling time)

Program patch function

• Address matching detection for 6 address pointers.

Capable of changing input voltage level for port

- Automotive/CMOS-Schmitt (initial level is Automotive in single chip mode)
- TTL level (corresponds to external bus pins only, initial level of these pins is TTL in external bus mode)

• Low voltage/CPU operation detection reset (devices with T-suffix)

- Detects low voltage (4.0 V ± 0.3 V) and resets automatically
- Resets automatically when program is runaway and counter is not cleared within interval time (approx. 262 ms: external 4 MHz)

• Dual operation Flash memory (only devices 128 Kbytes Flash memory)

• Erase/write and read can be executed in the different bank (Upper Bank/Lower Bank) at the same time.

Supported T_A = + 125 °C

The maximum operating frequency is 24 MHz*2: (at $T_A = +125$ °C).

(Continued)

• Flash security function

 Protects the content of Flash memory (MB90F352x, MB90F357x only)

• External bus interface

 4 Mbytes external memory space MB90F351E(S), MB90F351TE(S), MB90F352E(S), MB90F352TE(S): External bus Interface can not be used in internal vector mode. It can be used only in external vector mode.

*1: I2C license:

Purchase of Fujitsu I²C components conveys a license under the Philips I²C Patent Rights to use, these components in an I²C system provided that the system conforms to the I²C Standard Specification as defined by Philips.

*2 : If used exceeding $T_A = +105$ °C, be sure to contact Fujitsu for reliability limitations.

■ PRODUCT LINEUP1 (Without Clock supervisor function)

•Flash memory products

Part Number						
	MB90F351E MB90F352E	MB90F351TE MB90F352TE	MB90F351ES MB90F352ES	MB90F351TES MB90F352TES		
Parameter	2001 0022	2001 00212	2001 00220	200. 002.20		
Type		Flash memo	ory products			
CPU		F ² MC-16	SLX CPU			
System clock		on circuit (\times 1, \times 2, \times 3, \times 4 execution time : 42 ns (
ROM	128 Kbytes Dual oper	ory: MB90F351E(S), ation Flash memory (E 352E(S), MB90F352TE	rase/write and read ca	an be operated at the		
RAM		4 Kb	ytes			
Emulator-specific power supply*1		_	_			
Sub clock pin (X0A, X1A) (Max 100 kHz)	Yo	es	N	lo		
Clock supervisor		N	lo			
Low voltage/CPU operation detection reset	No	Yes	No	Yes		
Operating voltage		mal operating (not using ng A/D converter/Flash ng external bus				
Operating temperature		–40 °C to) +125 °C			
Package		LQF	P-64			
		2 cha	nnels			
UART	Special synchronous	ate settings using a dec options for adapting to ing either as master or	different synchronous	serial protocols		
I ² C (400 kbps)		1 cha	annel			
		15 cha	annels			
A/D converter	10-bit or 8-bit resolution Conversion time : Min	on 3 μs includes sample	time (per one channe	l)		
16-bit reload timer (2 channels)	Operation clock frequency Supports External Eve	ency: fsys/21, fsys/23, ent Count function.	fsys/2 ⁵ (fsys = Machin	e clock frequency)		
	I/O Timer 0 (clock input FRCK0) corresponds to ICU0/1. I/O Timer 1 (clock input FRCK1) corresponds to ICU4/5/6/7, OCU4/5/6/7.					
16-bit I/O timer (2 channels)	Signals an interrupt when overflowing. Supports Timer Clear when it matches Output Compare (ch.0, ch.4). Operation clock frequency: fsys, fsys/2¹, fsys/2², fsys/2³, fsys/2⁴, fsys/2⁵, fsys/2⁵, fsys/2⁵ (fsys = Machine clock frequency)					
16-bit output		4 cha	nnels			
compare		hen 16-bit I/O Timer m isters can be used to g				

Part Number							
	MB90F351E MB90F352E	MB90F351TE MB90F352TE	MB90F351ES MB90F352ES	MB90F351TES MB90F352TES			
Parameter	WD301 332L	WD301 3321L	WID501 552E5	WID901 3321 E3			
		6 cha	nnels				
16-bit Input capture	Retains free-run timer an interrupt.	value by (rising edge,	falling edge or rising &	falling edge), signals			
8/16-bit	8-bit reload counters : 8-bit reload registers f	6 channels (16-bit)/10 channels (8-bit) 8-bit reload counters × 12 8-bit reload registers for L pulse width × 12 8-bit reload registers for H pulse width × 12					
programmable pulse generator	·						
		1 cha	annel				
CAN interface	Automatic re-transmis Automatic transmission 16 prioritized message Supports multiple mess Flexible configuration	Compliant with CAN standard Version2.0 Part A and Part B. Automatic re-transmission in case of error Automatic transmission responding to Remote Frame 16 prioritized message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering: Full bit compare/Full bit mask/Two partial bit masks					
		8 cha	nnels				
External interrupt		ge, falling edge, startin O services (El²OS) and		out, external interrupt,			
D/A converter		_	_				
I/O ports	Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin)						
Flash memory	Supports automatic programming, Embedded Algorithm ^{TM*2} Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Number of erase cycles: 10000 times Data retention time: 20 years Boot block configuration Erase can be performed on each block. Block protection with external programming voltage Flash Security Feature for protecting the content of the Flash (MB90F352E(S) and MB90F352TE(S) only)						
Corresponding evaluation name	MB90V3	,	MB90V3	340E-101			

^{*1:} It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.

^{*2:} Embedded Algorithm is a trademark of Advanced Micro Devices Inc.

• MASK ROM products/Evaluation products

Part Number	MD000545	MDOOGATE	MD0005450	MDOOGSTEE	MD001/040E	MD001/040E
Parameter	MB90351E MB90352E	MB90351TE MB90352TE	MB90351ES MB90352ES	MB90351TES MB90352TES	MB90V340E- 101	MB90V340E- 102
Туре		MASK RO	M products		Evaluation	n products
CPU			F ² MC-16	SLX CPU	l	
System clock				4, ×6, 1/2 when oscillation clock	PLL stops) 4 MHz, PLL ×	6)
ROM		 B90351E(S), N B90352E(S), N			Exte	ernal
RAM		4 Kb	ytes		30 K	bytes
Emulator-specific power supply*		_	_		Y	es
Sub clock pin (X0A, X1A) (Max 100 kHz)	Ye	es	N	lo	No	Yes
Clock supervisor			N	lo		
Low voltage/CPU operation detection reset	No	Yes	No	Yes	N	lo
Operating voltage range	4.0 V to 5.5 V	at normal opera : at using A/D o : at using exter	converter	A/D converter)		- 10%
Operating temperature range		–40 °C to	+125 °C		_	_
Package		LQF	P-64		PGA	·-299
		2 cha	nnels		5 cha	ınnels
UART	Special synchi	ronous options	for adapting to	dicated reload ti different synchi slave LIN devid	ronous serial pr	rotocols
I ² C (400 kbps)		1 cha	annel		2 cha	ınnels
		15 cha	annels		24 ch	annels
A/D converter	10-bit or 8-bit resolution Conversion time: Min 3 μs includes sample time (per one channel)					
		2 cha	nnels		4 cha	ınnels
16-bit reload timer	Operation clock frequency: fsys/2¹, fsys/2³, fsys/2⁵ (fsys = Machine clock frequency) Supports External Event Count function.					requency)
16-bit I/O timer		ock input FRCh ock input FRCh	I/O Timer 1 co	, OCU0/1/2/3. rresponds to		
(2 channels)	Supports Time Operation cloc	Signals an interrupt when overflowing. Supports Timer Clear when it matches Output Compare (ch.0, ch.4). Operation clock frequency: fsys, fsys/2¹, fsys/2², fsys/2³, fsys/2⁴, fsys/2⁵, fsys/2⁶, fsys/2⁻ (fsys = Machine clock frequency)				

(Continued) Part Number								
Parameter	MB90351E MB90352E	MB90351TE MB90352TE	MB90351ES MB90352ES	MB90351TES MB90352TES	MB90V340E- 101	MB90V340E- 102		
16 bit output		4 cha	nnels	I	8 cha	innels		
16-bit output compare		bignals an interrupt when 16-bit I/O Timer matches output compare registers.						
		6 cha	nnels		8 cha	ınnels		
16-bit input capture	Retains free-ruinterrupt.	ın timer value t	oy (rising edge,	falling edge, or	the both edges	s), signals an		
8/16-bit programmable pulse	8-bit re	annels (16-bit) 8-bit reload o eload registers eload registers	16 chann 8-bit reload o 8-bit reload L pulse v 8-bit reload	Is (16-bit)/ rels (8-bit) counters × 16 registers for vidth × 16 registers for vidth × 16				
generator	Supports 8-bit and 16-bit operation modes. A pair of 8-bit reload counters can be configured as one 16-bit reload counter 8-bit prescaler + 8-bit reload counter. Operation clock frequency: fsys, fsys/2¹, fsys/2², fsys/2³, fsys/2⁴ or 128 μs@fo (fsys = Machine clock frequency, fosc = Oscillation clock frequency)							
		1 cha	3 cha	ınnels				
CAN interface	Automatic re-ti Automatic tran 16 prioritized n Supports multi Flexible config	Compliant with CAN standard Version 2.0 Part A and Part B. Automatic re-transmission in case of error Automatic transmission responding to Remote Frame 16 prioritized message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering: Full bit compare/Full bit mask/Two partial bit masks						
		8 cha	nnels		16 ch	annels		
External interrupt			ng edge, startin ces (El²OS) and		level input, exte	ernal interrupt,		
D/A converter		_	_		2 cha	ınnels		
I/O ports	Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin)							
Flash memory			_	_				
Corresponding evaluation name	MB90V3	40E-102	MB90V3	40E-101	_	_		

^{*:} It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.

■ PRODUCT LINEUP 2 (With Clock supervisor function)

• Flash memory products

Plash memory prod Part Number						
Parameter	MB90F356E MB90F357E	MB90F356TE MB90F357TE	MB90F356ES MB90F357ES	MB90F356TES MB90F357TES		
Туре		Flash memo	ory products			
CPU		F ² MC-16	SLX CPU			
System clock			×6, 1/2 when PLL stop oscillation clock 4 MHz			
ROM	128 Kbytes Dual oper	ory : MB90F356E(S), N ation Flash memory (E 857E(S), MB90F357TE	rase/write and read ca	n be operated at the		
RAM		4 Kb	oytes			
Emulator-specific power supply*1		_				
Sub clock pin (X0A, X1A)	Ye	98		lo tion can be used as clock)		
Clock supervisor		Ye	es			
Low voltage/CPU operation detection reset	No	Yes	No	Yes		
Operating voltage range		mal operating (not using A/D converter/Flashing external bus				
Operating temperature range		−40 °C to +125 °C				
Package		LQF	P-64			
		2 cha	nnels			
UART	Special synchronous	ate settings using a dec options for adapting to ing either as master or	different synchronous	serial protocols		
I ² C (400 kbps)		1 cha	annel			
		15 cha	annels			
A/D converter		10-bit or 8-bit resolution Conversion time : Min 3 μs includes sample time (per one channel)				
16-bit reload timer (4 channels)		Operation clock frequency: fsys/2 ¹ , fsys/2 ³ , fsys/2 ⁵ (fsys = Machine clock frequency) Supports External Event Count function.				
	I/O Timer 0 (clock input FRCK0) corresponds to ICU 0/1. I/O Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7.					
16-bit I/O timer (2 channels) Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4). Operation clock frequency: fsys, fsys/2¹, fsys/2², fsys/2³, fsys/2⁴, fsys/2⁵, fsys/2⁵ (fsys = Machine clock frequency)						
16-bit output		4 cha	nnels			
compare			atches with output com enerate an output sign			

Part Number	MDOOFOEGE	MDOOFOCTE	MDOOFOCO	MDOOFOSSTEO			
Parameter	MB90F356E MB90F357E	MB90F356TE MB90F357TE	MB90F356ES MB90F357ES	MB90F356TES MB90F357TES			
		6 cha	nnels				
16-bit input capture	Retains free-run timer an interrupt.	value by (rising edge,	falling edge or rising &	falling edge), signals			
8/16-bit		•	` ,				
programmable pulse generator	8-bit prescaler + 8-bit Operation clock frequency	counters can be configureload counter. ency: fsys, fsys/21, fsys	ured as one 16-bit reloas/2², fsys/2³, fsys/2³ or cillation clock frequency	128 μs@fosc = 4 MHz			
		1 cha	annel	<u>, </u>			
CAN interface	Conforms to CAN Specification Version 2.0 Part A and B. Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering: Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps.						
	8 channels						
External interrupt		lge, falling edge, startin O services (El²OS) and	ig up by H/L level input I DMA.	, external interrupt,			
D/A converter		-	_				
I/O ports	Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral module signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin)						
Flash memory	Supports automatic programming, Embedded Algorithm ^{TM*2} Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Number of erase cycles: 10000 times Data retention time: 20 years Boot block configuration Erase can be performed on each block. Block protection with external programming voltage Flash Security Feature for protecting the content of the Flash (MB90F357x only)						
Corresponding EVA name	,	40E-104	,	40E-103			

^{*1:} It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.

^{*2:} Embedded Algorithm is a trademark of Advanced Micro Devices Inc.

• MASK ROM products/Evaluation products

Part Number	s/Evaluation products					
Parameter	MB90356E MB90357E	MB90356TE MB90357TE	MB90356ES MB90357ES	MB90356TES MB90357TES	MB90V340E- 103	MB90V340E- 104
CPU			 F2MC-16	LX CPU		
System clock			×1, ×2, ×3, ×4,			
- Cyclem Glock		uction executio	n time : 42 ns (oscillation clock	\times 4 MHz, PLL \times	6)
ROM	•	B90356E(S), N B90357E(S), N	` ,		Exte	ernal
RAM		4 Kb	ytes		30 K	bytes
Emulator-specific power supply*		_	_		Y	es
Sub clock pin (X0A, X1A)	Ye	Yes (internal CR oscillation can be used as sub clock)		scillation can	No (internal CR oscillation can be used as sub clock)	Yes
Clock supervisor			Y	es		
Low voltage/CPU operation detection reset	No	Yes	No	Yes	N	lo
Operating voltage range	4.0 V to 5.5 V	at normal opera : at using A/D o : at using exter		A/D converter)	5 V ± 10%	
Operating temperature range		–40 °C to	+125 °C		_	
Package		LQF	P-64		PGA	-299
		2 cha	nnels		5 cha	nnels
UART	Special synchi	onous options	ngs using a ded for adapting to er as master or	different synch	ronous serial pr	rotocols
I ² C (400 kbps)		1 cha	annel		2 cha	nnels
		15 ch	annels		24 ch	annels
A/D converter	10-bit or 8-bit resolution Conversion time: Min 3 μs includes sample time (per one channel)					
16-bit reload timer (4 channels)	Operation clock frequency: fsys/2 ¹ , fsys/2 ³ , fsys/2 ⁵ (fsys = Machine clock frequency) Supports External Event Count function.					
16-bit I/O timer	I/O Timer 1 (cl	ock input FRCk ock input FRCk	I/O Timer 1 co	3, OĊU 0/1/2/3.		
(2 channels)	Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4). Operation clock frequency: fsys, fsys/2¹, fsys/2², fsys/2³, fsys/2⁴, fsys/2⁵, fsys/2⁵, fsys/2⁵ (fsys = Machine clock frequency)					

Part Number Parameter	MB90356E MB90357E	MB90356TE MB90357TE	MB90356ES MB90357ES	MB90356TES MB90357TES	MB90V340E- 103	MB90V340E- 104	
16-bit output		4 cha	ınnels		8 cha	nnels	
compare		Signals an interrupt when 16-bit I/O Timer matches with output compare regis A pair of compare registers can be used to generate an output signal.					
		6 cha	ınnels		8 cha	nnels	
16-bit input capture	Retains free-ru an interrupt.	ın timer value b	oy (rising edge,	falling edge or	rising & falling	edge), signals	
8/16-bit programmable pulse generator	8-bit re	annels (16-bit) 8-bit reload o eload registers eload registers	16 chann 8-bit reload c 8-bit reload L pulse w 8-bit reload	ls (16-bit)/ els (8-bit) counters × 16 registers for vidth × 16 registers for vidth × 16			
generator	A pair of 8-bit in 8-bit prescaler Operation clock	+ 8-bit reload o	s can be configu counter.	s/2², fsys/2³, fsy	bit reload coun /s/2⁴ or 128 μs (equency)		
		1 cha	3 cha	nnels			
CAN interface	Automatic re-ti Automatic tran Prioritized 16 r Supports multi Flexible config	Conforms to CAN Specification Version 2.0 Part A and B. Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering: Full bit compare/Full bit mask/Two partial bit masks					
		8 cha	ınnels		16 ch	annels	
External interrupt			ng edge, startir ces (El²OS) and		vel input, extern	al interrupt,	
D/A converter		_	_		2 cha	nnels	
I/O ports	Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral module signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin)						
Flash memory			_	_			
Corresponding EVA name	MB90V3	40E-104	MB90V3	40E-103	_		

^{*:} It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.

■ PACKAGES AND PRODUCT CORRESPONDENCE


Package	MB90V340E-101 MB90V340E-102 MB90V340E-103 MB90V340E-104	MB90351E (S) , MB90351TE (S) MB90F351E (S) , MB90F351TE (S) MB90352E (S) , MB90352TE (S) MB90F352E (S) , MB90F352TE (S) MB90356E (S) , MB90356TE (S) MB90F356E (S) , MB90F356TE (S) MB90357E (S) , MB90F357TE (S) MB90F357E (S) , MB90F357TE (S)
PGA-299C-A01	0	×
FPT-64P-M23 (12.0 mm , 0.65 mm pitch)	×	0
FPT-64P-M24 (10.0 mm] , 0.50 mm pitch)	×	0

 \bigcirc : Yes, \times : No

Note : Refer to "■ PACKAGE DIMENSIONS" for detail of each package.

■ PIN ASSIGNMENTS

MB90351E (S), MB90351TE (S), MB90F351E (S), MB90F351TE (S), MB90352E (S), MB90352TE (S),
 MB90F352E (S), MB90F352TE (S), MB90356E (S), MB90356TE (S), MB90F356E (S), MB90F356TE (S),
 MB90357E (S), MB90357TE (S), MB90F357TE (S)



■ PIN DESCRIPTION

Pin No.	Pin name	I/O Circuit type*	Function
46	X1	^	Oscillation output pin
47	X0	Α	Oscillation input pin
45	RST	Е	Reset input pin
	P62 to P67		General purpose I/O ports
	AN2 to AN7		Analog input pins for A/D converter
3 to 8	PPG4 (5), 6 (7), 8 (9), A (B), C (D), E (F)		Output pins for PPGs
	P50		General purpose I/O port
9	AN8	0	Analog input pin for A/D converter
	SIN2		Serial data input pin for UART2
	P51		General purpose I/O port
10	AN9	l	Analog input pin for A/D converter
	SOT2		Serial data output pin for UART2
	P52		General purpose I/O port
11	AN10	I	Analog input pin for A/D converter
	SCK2		Serial clock I/O pin for UART2
	P53		General purpose I/O port
12	AN11	I	Analog input pin for A/D converter
	TIN3		Event input pin for reload timer3
	P54		General purpose I/O port
13	AN12	l	Analog input pin for A/D converter
	ТОТ3		Output pin for reload timer3
1/ 15	P55, P56	ı	General purpose I/O ports
14, 15	AN13, AN14	'	Analog input pins for A/D converter
	P42		General purpose I/O port
16	IN6	F	Data sample input pin for input capture ICU6
16	RX1		RX input pin for CAN1
	INT9R		External interrupt request input pin for INT9
	P43		General purpose I/O port
17	IN7	F	Data sample input pin for input capture ICU7
	TX1		TX output pin for CAN1
	P40, P41	F	General purpose I/O ports (devices with S-suffix and MB90V340E-101/103)
19, 20	X0A, X1A	В	X0A : Oscillation input pin for sub clock X1A : Oscillation output pin for sub clock (devices without S-suffix and MB90V340E-102/104)

Pin No.	Pin name	I/O Circuit type*	Function
	P00 to P07		General purpose I/O ports. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
24 to 31	AD00 to AD07	G	Input/output pins of external address data bus lower 8 bits. This function is enabled when the external bus is enabled.
	INT8 to INT15		External interrupt request input pins for INT8 to INT15
	P10		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
32	AD08	G	Input/output pin for external bus address data bus bit 8. This function is enabled when external bus is enabled.
	TIN1		Event input pin for reload timer1
	P11		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
33	AD09	G	Input/output pin for external bus address data bus bit 9. This function is enabled when external bus is enabled.
	TOT1		Output pin for reload timer1
	P12		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
34	AD10	N	Input/output pin for external bus address data bus bit 10. This function is enabled when external bus is enabled.
	SIN3		Serial data input pin for UART3
	INT11R		External interrupt request input pin for INT11
	P13		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
35	AD11	G	Input/output pin for external bus address data bus bit 11. This function is enabled when external bus is enabled.
	SOT3		Serial data output pin for UART3
	P14		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
36	AD12	G	Input/output pin for external bus address data bus bit 12. This function is enabled when external bus is enabled.
	SCK3		Clock input/output pin for UART3
37	P15	N	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
	AD13	IN	Input/output pin for external bus address data bus bit 13. This function is enabled when external bus is enabled.
38	P16	G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
30	AD14	G 	Input/output pin for external bus address data bus bit 14. This function is enabled when external bus is enabled.

Pin No.	Pin name	I/O Circuit type*	Function
39	P17	G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
39	AD15	- G	Input/output pin for external bus address data bus bit 15. This function is enabled when external bus is enabled.
	P20 to P23		General purpose I/O ports. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pins are enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.
40 to 43	A16 to A19	G	Output pins for A16 to A19 of the external address data bus. When the corresponding bit in the external address output control register (HACR) is 0, the pins are enabled as high address output pins A16 to A19.
	PPG9 (8) PPGB (A) PPGD (C) PPGF (E)		Output pins for PPGs
	P24		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pin is enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.
44	A20	G	Output pin for A20 of the external address data bus. When the corresponding bit in the external address output control register (HACR) is 0, the pin is enabled as high address output pin A20.
	IN0	1	Data sample input pin for input capture ICU0
	P25		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pin is enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.
51	A21	G	Output pin for A21 of the external address data bus. When the corresponding bit in the external address output control register (HACR) is 0, the pin is enabled as high address output pin A21.
	IN1		Data sample input pin for input capture ICU1
	ADTG	1	Trigger input pin for A/D converter
	P44		General purpose I/O port
52	SDA0	Н	Serial data I/O pin for I ² C 0
	FRCK0		Input pin for the 16-bit I/O Timer 0
	P45		General purpose I/O port
53	SCL0	Н	Serial clock I/O pin for I ² C 0
	FRCK1		Input pin for the 16-bit I/O Timer 1


Pin No.	Pin name	I/O Circuit type*	Function
	P30		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
54	ALE	G	Address latch enable output pin. This function is enabled when external bus is enabled.
	IN4		Data sample input pin for input capture ICU4
	P31		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
55	RD	G	Read strobe output pin for data bus. This function is enabled when external bus is enabled.
	IN5		Data sample input pin for input capture ICU5
	P32		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the WR/WRL pin output disabled.
56	WR/WRL	G	Write strobe output pin for the data bus. This function is enabled when both the external bus and the $\overline{WR}/\overline{WR}L$ pin output are enabled. \overline{WRL} is used to write-strobe 8 lower bits of the data bus in 16-bit access. \overline{WR} is used to write-strobe 8 bits of the data bus in 8-bit access.
	INT10R		External interrupt request input pin for INT10
57	P33	G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode, in external bus 8-bit mode or with the WRH pin output disabled.
37	WRH	- u	Write strobe output pin for the 8 higher bits of the data bus. This function is enabled when the external bus is enabled, when the external bus 16-bit mode is selected, and when the WRH output pin is enabled.
	P34		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the hold function disabled.
58	HRQ	G	Hold request input pin. This function is enabled when both the external bus and the hold function are enabled.
	OUT4		Wave form output pin for output compare OCU4
1	P35		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the hold function disabled.
59	HAK	G	Hold acknowledge output pin. This function is enabled when both the external bus and the hold function are enabled.
	OUT5		Wave form output pin for output compare OCU5
60	P36		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the external ready function disabled.
60	RDY	G	Ready input pin. This function is enabled when both the external bus and the external ready function are enabled.
	OUT6		Wave form output pin for output compare OCU6


Pin No.	Pin name	I/O Circuit type*	Function	
64	P37		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the CLK output disabled.	
61	CLK	G	CLK output pin. This function is enabled when both the external bus and CLK output are enabled.	
	OUT7		Wave form output pin for output compare OCU7	
62 62	62, 63 P60, P61 I AN0, AN1		General purpose I/O ports	
02, 03			Analog input pins for A/D converter	
64	AVcc	K	Vcc power input pin for analog circuits	
2	AVRH	L	Reference voltage input for the A/D converter. This power supply must be turned on or off while a voltage higher than or equal to AVRH is applied to AV_{CC} .	
1	AVss	K	Vss power input pin for analog circuits	
22, 23	MD1, MD0	С	Input pins for specifying the operating mode	
21	MD2	D	Input pin for specifying the operating mode	
49	Vcc		Power (3.5 V to 5.5 V) input pin	
18, 48	Vss		Power (0 V) input pins	
50	С	К	This is the power supply stabilization capacitor pin. It should be connected to a higher than or equal to 0.1 μF ceramic capacitor.	


^{*:} For the I/O circuit type, refer to "I/O CIRCUIT TYPE".

■ I/O CIRCUIT TYPE

Туре	Circuit	Remarks
А	X1 Xout X0 Standby control signal	Oscillation circuit High-speed oscillation feedback resistor = approx. 1 MΩ
В	X1A Xout X0A Standby control signal	Oscillation circuit Low-speed oscillation feedback resistor = approx. 10 MΩ
С	R CMOS hysteresis inputs	MASK ROM device CMOS hysteresis input pin Flash memory device CMOS input pin
D	Pull-down resistor	 MASK ROM device CMOS hysteresis input pin Pull-down resistor value: approx. 50 kΩ Flash memory device CMOS input pin No Pull-down
E	Pull-up resistor R CMOS hysteresis inputs	CMOS hysteresis input pin Pull-up resistor value: approx. 50 kΩ







■ HANDLING DEVICES

1. Preventing latch-up

CMOS IC may suffer latch-up under the following conditions:

- A voltage higher than Vcc or lower than Vss is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between Vcc and Vss pins.
- The AVcc power supply is applied before the Vcc voltage.

Latch-up may increase the power supply current drastically, causing thermal damage to the device.

For the same reason, also be careful not to let the analog power-supply voltage (AV $_{CC}$, AVRH) exceed the digital power-supply voltage (V $_{CC}$).


2. Treatment of unused pins

Leaving unused input pins open may result in misbehavior or latch up and possible permanent damage of the device. Therefore they must be pulled up or pulled down through resistors. In this case those resistors should be more than $2 \text{ k}\Omega$.

Unused I/O pins should be set to the output state and can be left open, or the input state with the above described connection.

3. Using external clock

To use external clock, drive the X0 pin and leave X1 pin open.



4. Precautions for when not using a sub clock signal

X0A and X1A are oscillation pins for sub clock. If you do not connect pins X0A and X1A to an oscillator, use pull-down handling on the X0A pin, and leave the X1A pin open.

5. Notes on during operation of PLL clock mode

On this microcontroller, if in case the crystal oscillator breaks off or an external reference clock input stops while the PLL clock mode is selected, a self-oscillator circuit contained in the PLL may continue its operation at its self-running frequency. However, Fujitsu will not guarantee results of operations if such failure occurs.


6. Treatment of Power Supply Pins (Vcc/Vss)

• If there are multiple Vcc and Vss pins, from the point of view of device design, pins to be of the same potential are connected inside of the device to prevent malfunction such as latch-up.

To reduce unnecessary radiation, prevent malfunctioning of the strobe signal due to the rise of ground level, and observe the standard for total output current, be sure to connect the Vcc and Vss pins to the power supply and ground externally.

Connect Vcc and Vss pins to the device from the current supply source at a possibly low impedance.

 As a measure against power supply noise, it is recommended to connect a capacitor of about 0.1 μF as a bypass capacitor between Vcc and Vss pins in the vicinity of Vcc and Vss pins of the device.



7. Pull-up/down resistors

The MB90350E series does not support internal pull-up/down resistors (Port 0 to Port 3: built-in pull-up resistors). Use external components where needed.

8. Crystal oscillator circuit

Noise around the X0/X1, or X0A/X1A pins may cause this device to operate abnormally. In the interest of stable operation it is strongly recommended that printed circuit artwork places ground bypass capacitors as close as possible to the X0/X1, X0A/X1A and crystal oscillator (or ceramic oscillator) and that oscillator lines do not cross the lines of other circuits.

Please ask each crystal maker to evaluate the oscillational characteristics of the crystal and this device.

9. Turning-on sequence of power supply to A/D converter and analog inputs

Make sure to turn on the A/D converter power supply (AVcc, AVRH) and analog inputs (AN0 to AN14) after turning-on the digital power supply (Vcc) .Turn-off the digital power after turning off the A/D converter power supply and analog inputs. In this case, make sure that the power supply voltage does not exceed the rated voltage of the A/D converter(turning on/of the analog and digital power supplies simultaneously is acceptable).

10. Connection of unused pins of A/D converter if A/D converter is not used

Connect unused pins of A/D converter to AVcc = Vcc, AVss = AVRH = Vss.

11. Notes on energization


To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at $50 \mu s$ or more (0.2 V to 2.7 V).

12. Stabilization of power supply voltage

A sudden change in the supply voltage may cause the device to malfunction even within the V_{CC} supply voltage operating range. Therefore, the V_{CC} supply voltage should be stabilized. For reference, the supply voltage should be controlled so that V_{CC} ripple variations (peak- to-peak values) at commercial frequencies (50 MHz/ 60 MHz) fall below 10% of the standard V_{CC} supply voltage and the coefficient of fluctuation does not exceed 0.1 V/ms at instantaneous power switching.

13. Port 0 to port 3 output during power-on (External-bus mode)

As shown below, when power is turned on in external-bus mode, there is a possibility that output signal of Port 0 to Port 3 might be unstable regardless of reset inputs.



14. Setting using CAN function

To use CAN function, please set "1" to DIRECT bit of CAN direct mode register (CDMR).

15. Flash security function

The security byte is located in the area of the Flash memory. If protection code 01_H is written in the security byte, the Flash memory is in the protected state by security.

Therefore please do not write 01_H in this address if you do not use the security function.

Please refer to following table for the address of the security byte.

Product name	Flash memory size	Address for security bit
MB90F352E(S) MB90F352TE(S) MB90F357E(S) MB90F357TE(S)	Embedded 1 Mbit Flash memory	FE0001н

16. Operation with $T_A = +105$ °C or more

If used exceeding $T_A = +105$ °C, please contact Fujitsu sales representatives for reliability limitations.

17. Low voltage/CPU operation reset circuit

The low voltage detection reset circuit is a function that monitors power supply voltage in order to detect when a voltage drops below a given voltage level. When a low voltage condition is detected, an internal reset signal is generated.

The CPU operation detection reset circuit is a 20-bit counter that uses oscillation as a count clock and generates an internal reset signal if not cleared within a given time after startup.

(1) Low voltage detection reset circuit

Detection voltage
$4.0 \ V \pm 0.3 \ V$

When a low voltage condition is detected, the low voltage detection flag (LVRC : LVRF) is set to "1" and an internal reset signal is output.

Because the low voltage detection reset circuit continues to operate even in stop mode, detection of a low voltage condition generates an internal reset and releases stop mode.

During an internal RAM write cycle, low voltage reset is generated after the completion of writing. During the output of this internal reset, the reset output from the low voltage detection reset circuit is suppressed.

(2) CPU operation detection reset circuit

The CPU operation detection reset circuit is a counter that prevents program runaway. The counter starts automatically after a power-on reset, and must be continually and regularly cleared within a given time. If the given time interval elapses and the counter has not been cleared, a cause such as infinite program looping is assumed and an internal reset signal is generated. The internal reset generated from the CPU operation detection circuit has a width of 5 machine cycles.

Interval time	-
2 ²⁰ /Fc (approx. 262 ms*)	

*: This value assumes the interval time at an oscillation clock frequency of 4 MHz.

During recovery from standby mode, the detection period is the maximum interval plus 20 μs.

This circuit does not operate in modes where CPU operation is stopped.

The CPU operation detection reset circuit counter is cleared under any of the following conditions.


- "0" writing to CL bit of LVRC register
- Internal reset
- · Main oscillation clock stop
- Transit to sleep mode
- Transit to timebase timer mode and watch mode

18. Internal CR oscillation circuit


Parameter	Symbol		Unit		
Farameter	Symbol	Min	Тур	Max	Oilit
Oscillation frequency	f RC	50	100	200	kHz
Oscillation stabilization wait time	tstab	_	_	100	μs

■ BLOCK DIAGRAMS


• MB90V340E-101/102




• MB90V340E-103/104




MB90351E (S), MB90351TE (S), MB90F351E (S), MB90F351TE (S), MB90352E (S), MB90352TE (S),
 MB90F352E (S), MB90F352TE (S)



MB90356E (S), MB90356TE (S), MB90F356E (S), MB90F356TE (S), MB90357TE (S), MB90F357TE (S)



■ MEMORY MAP



Note: The high-order portion of bank 00 gives the image of the FF bank ROM to make the small model of the C compiler effective. Since the low-order 16 bits are the same, the table in ROM can be referenced without using the far specification in the pointer declaration.

For example, an attempt to access $00C000_H$ practically accesses the value at FFC000_H in ROM. The ROM area in bank FF exceeds 32 Kbytes, and its entire image cannot be shown in bank 00. The image between FF8000_H and FFFFFF_H is visible in bank 00, while the image between FF0000_H and FF7FFF_H is visible only in bank FF.

■ I/O MAP

Address	Register	Abbreviation	Access	Resource name	Initial value	
000000н	Port 0 Data Register	PDR0	R/W	Port 0	XXXXXXXXB	
000001н	Port 1 Data Register	PDR1	R/W	Port 1	XXXXXXXX	
000002н	Port 2 Data Register	PDR2	R/W	Port 2	XXXXXXXXB	
000003н	Port 3 Data Register	PDR3	R/W	Port 3	XXXXXXXXB	
000004н	Port 4 Data Register	PDR4	R/W	Port 4	XXXXXXXXB	
000005н	Port 5 Data Register	PDR5	R/W	Port 5	XXXXXXXXB	
000006н	Port 6 Data Register	PDR6	R/W	Port 6	XXXXXXXXB	
000007н to 00000Ан		Reserve	ed			
00000Вн	Port 5 Analog Input Enable Register	ADER5	R/W	Port 5, A/D	111111111В	
00000Сн	Port 6 Analog Input Enable Register	ADER6	R/W	Port 6, A/D	111111111В	
00000Дн		Reserve	ed			
00000Ен	Input Level Select Register 0	ILSR0	R/W	Ports	0000000В	
00000Fн	Input Level Select Register 1	ILSR1	R/W	Ports	0000000В	
000010н	Port 0 Direction Register	DDR0	R/W	Port 0	0000000В	
000011н	Port 1 Direction Register	DDR1	R/W	Port 1	0000000В	
000012н	Port 2 Direction Register	DDR2	R/W	Port 2	ХХ000000в	
000013н	Port 3 Direction Register	DDR3	R/W	Port 3	0000000В	
000014н	Port 4 Direction Register	DDR4	R/W	Port 4	ХХ000000в	
000015н	Port 5 Direction Register	DDR5	R/W	Port 5	Х0000000в	
000016н	Port 6 Direction Register	DDR6	R/W	Port 6	0000000В	
000017н to 000019н		Reserve	ed			
00001Ан	SIN input Level Setting Register	DDRA	W	UART2, UART3	X00XXXXXB	
00001Вн		Reserve	ed			
00001Сн	Port 0 Pull-up Control Register	PUCR0	R/W	Port 0	0000000В	
00001Dн	Port 1 Pull-up Control Register	PUCR1	R/W	Port 1	0000000В	
00001Ен	Port 2 Pull-up Control Register	PUCR2	R/W	Port 2	0000000В	
00001Fн	Port 3 Pull-up Control Register	PUCR3	R/W	Port 3	0000000В	
000020н to 000037н	Reserved					

Address	Register	Abbreviation	Access	Resource name	Initial value	
000038н	PPG 4 Operation Mode Control Register	PPGC4	W, R/W		0Х000ХХ1в	
000039н	PPG 5 Operation Mode Control Register	PPGC5	W, R/W	16-bit Programmable Pulse Generator 4/5	0Х000001в	
00003Ан	PPG 4/5 Count Clock Select Register	PPG45	R/W	Tuise deficiator 4/3	000000Х0в	
00003Вн	Address Detect Control Register 1	PACSR1	R/W	Address Match Detection 1	0000000В	
00003Сн	PPG 6 Operation Mode Control Register	PPGC6	W, R/W		0Х000ХХ1в	
00003Dн	PPG 7 Operation Mode Control Register	PPGC7	W, R/W	16-bit Programmable Pulse Generator 6/7	0Х00001в	
00003Ен	PPG 6/7 Count Clock Select Register	PPG67	R/W	T diod deriorator of 7	000000Х0в	
00003Fн		Reserved				
000040н	PPG 8 Operation Mode Control Register	PPGC8	W, R/W		0X000XX1 _B	
000041н	PPG 9 Operation Mode Control Register	PPGC9	W, R/W	16-bit Programmable Pulse Generator 8/9	0Х00001в	
000042н	PPG 8/9 Count Clock Select Register	PPG89	R/W	T diod deriorator 6/6	000000Х0в	
000043н		Reserved				
000044н	PPG A Operation Mode Control Register	PPGCA	W, R/W	16 hit Drogrammahla	0X000XX1 _B	
000045н	PPG B Operation Mode Control Register	PPGCB	W, R/W		0Х00001в	
000046н	PPG A/B Count Clock Select Register	PPGAB	R/W	r dies deneraler 742	000000Х0в	
000047н		Reserved				
000048н	PPG C Operation Mode Control Register	PPGCC	W,R/W		0X000XX1 _B	
000049н	PPG D Operation Mode Control Register	PPGCD	W,R/W	16-bit Programmable Pulse Generator C/D	0Х000001в	
00004Ан	PPG C/D Count Clock Select Register	PPGCD	R/W		000000X0 _B	
00004Вн	Reserved					
00004Сн	PPG E Operation Mode Control Register	PPGCE	W,R/W	40 hit Dua awa wa sa hila	0Х000ХХ1в	
00004Дн	PPG F Operation Mode Control Register	PPGCF	W,R/W	16-bit Programmable Pulse Generator E/F	0Х000001в	
00004Ен	PPG E/F Count Clock Select Register	PPGEF	R/W		000000X0 _B	
00004Fн		Reserved				
000050н	Input Capture Control Status Register 0/1	ICS01	R/W	Input Capture 0/1	0000000в	
000051н	Input Capture Edge Register 0/1	ICE01	R/W, R		XXX0X0XX _B	
000052н, 000053н	Reserved					
000054н	Input Capture Control Status Register 4/5	ICS45	R/W	Input Capture 4/5	00000000в	
000055н	Input Capture Edge Register 4/5	ICE45	R		XXXXXXX	
000056н	Input Capture Control Status Register 6/7	ICS67	R/W	Input Capture 6/7	00000000в	
000057н	Input Capture Edge Register 6/7	ICE67	R/W, R	. ,	XXX000XX _B	

Address	Register	Abbreviation	Access	Resource name	Initial value	
000058н						
to 00005Вн						
00005Сн	Output Compare Control Status Register 4	OCS4	R/W	Output Compare 4/5	0000ХХ00в	
00005Дн	Output Compare Control Status Register 5	OCS5	R/W	Output Compare 4/3	0ХХ00000в	
00005Ен	Output Compare Control Status Register 6	OCS6	R/W	Output Commons 6/7	0000ХХ00в	
00005Fн	Output Compare Control Status Register 7	OCS7	R/W	Output Compare 6/7	0ХХ00000в	
000060н	Timer Control Status Register 0	TMCSR0	R/W	16-bit Reload Timer 0	0000000В	
000061н	Timer Control Status Register 0	TMCSR0	R/W	To-bit heload Tilller o	XXXX0000 _B	
000062н	Timer Control Status Register 1	TMCSR1	R/W	16-bit Reload Timer 1	0000000в	
000063н	Timer Control Status Register 1	TMCSR1	R/W	To-bit Reload Timer I	XXXX0000 _B	
000064н	Timer Control Status Register 2	TMCSR2	R/W	10 hit Daland Timer 0	0000000в	
000065н	Timer Control Status Register 2	TMCSR2	R/W	16-bit Reload Timer 2	XXXX0000 _B	
000066н	Timer Control Status Register 3	TMCSR3	R/W	10 hit Daland Timer 0	0000000В	
000067н	Timer Control Status Register 3	TMCSR3	R/W	16-bit Reload Timer 3	XXXX0000 _B	
000068н	A/D Control Status Register 0	ADCS0	R/W		000XXXX0в	
000069н	A/D Control Status Register 1	ADCS1	R/W		000000Хв	
00006Ан	A/D Data Register 0	ADCR0	R	A/D Converter	0000000в	
00006Вн	A/D Data Register 1	ADCR1	R	A/D Converter	XXXXXX00 _B	
00006Сн	ADC Setting Register 0	ADSR0	R/W		0000000В	
00006Dн	ADC Setting Register 1	ADSR1	R/W		0000000в	
00006Ен	Low Voltage/CPU Operation Detection Reset Control Register	LVRC	R/W, W	Low Voltage/CPU Operation Detection Reset	00111000в	
00006Fн	ROM Mirror Function Select Register	ROMM	W	ROM Mirror	XXXXXXX1 _B	
000070н to 00007Fн	Reserved					
000080н to 00008Fн	Reserved for CAN controller 1. Refer to) "■ CAN CONT	ΓROLLER	3S"		
000090н to 00009Ан	Reserved					

Address	Register	Abbreviation	Access	Resource name	Initial value
00009Вн	DMA Descriptor Channel Specification Register	DCSR	R/W		00000000в
00009Сн	DMA Status Register L Register	DSRL	R/W	DMA	00000000в
00009Dн	DMA Status Register H Register	DSRH	R/W		00000000в
00009Ен	Address Detect Control Register 0	PACSR0	R/W	Address Match Detection 0	0000000в
00009Fн	Delayed Interrupt/Release Register	DIRR	R/W	Delayed Interrupt	XXXXXXX0 _B
0000А0н	Low-power Consumption Mode Control Register	LPMCR	W,R/W	Low Power Consumption Control Circuit	00011000в
0000А1н	Clock Selection Register	CKSCR	R,R/W	Low Power Consumption Control Circuit	11111100в
0000A2н, 0000A3н		Reserved			
0000А4н	DMA Stop Status Register	DSSR	R/W	DMA	0000000В
0000А5н	Automatic Ready Function Selection Register	ARSR	W	External Memory	0011ХХ00в
0000А6н	External Address Output Control Register	HACR	W	Access	0000000В
0000А7н	Bus Control Signal Selection Register	ECSR	W		000000XB
0000А8н	Watchdog Control Register	WDTC	R,W	Watchdog Timer	XXXXX111 _B
0000А9н	Timebase Timer Control Register	TBTC	W,R/W	Timebase timer	1XX00100 _B
0000ААн	Watch Timer Control Register	WTC	R,R/W	Watch Timer	1Х001000в
0000АВн		Reserved			
0000АСн	DMA Enable Register L Register	DERL	R/W	DMA	0000000В
0000АДн	DMA Enable Register H Register	DERH	R/W	DIVIA	0000000В
0000АЕн	Flash Control Status Register (Flash Devices only. Otherwise reserved)	FMCS	R,R/W	Flash memory	000Х0000в
0000АFн		Reserved			
0000В0н	Interrupt Control Register 00	ICR00	W,R/W		00000111в
0000В1н	Interrupt Control Register 01	ICR01	W,R/W		00000111в
0000В2н	Interrupt Control Register 02	ICR02	W,R/W		00000111в
0000ВЗн	Interrupt Control Register 03	ICR03	W,R/W		00000111в
0000В4н	Interrupt Control Register 04	ICR04	W,R/W	<u> </u>	00000111в
0000В5н	Interrupt Control Register 05	ICR05	W,R/W		00000111в
0000В6н	Interrupt Control Register 06	ICR06	W,R/W		00000111в
0000В7н	Interrupt Control Register 07	ICR07	W,R/W		00000111в
0000В8н	Interrupt Control Register 08	ICR08	W,R/W		00000111в

Address	Register	Abbreviation	Access	Resource name	Initial value
0000В9н	Interrupt Control Register 09	ICR09	W,R/W		00000111в
0000ВАн	Interrupt Control Register 10	ICR10	W,R/W		00000111в
0000ВВн	Interrupt Control Register 11	ICR11	W,R/W		00000111в
0000ВСн	Interrupt Control Register 12	ICR12	W,R/W	Interrupt Control	00000111в
0000ВDн	Interrupt Control Register 13	ICR13	W,R/W		00000111в
0000ВЕн	Interrupt Control Register 14	ICR14	W,R/W		00000111в
0000BFн	Interrupt Control Register 15	ICR15	W,R/W		00000111в
0000С0н to 0000С9н		Reserved			
0000САн	External Interrupt Enable Register 1	ENIR1	R/W		0000000В
0000СВн	External Interrupt Source Register 1	EIRR1	R/W		XXXXXXX
0000ССн	External Interrupt Level Register 1	ELVR1	R/W	External Interrupt 1	0000000В
0000СDн	External Interrupt Level Register 1	ELVR1	R/W		0000000В
0000СЕн	External Interrupt Source Select Register	EISSR	R/W		0000000В
0000СFн	PLL/Sub clock Control register	PSCCR	W	PLL	XXXX0000B
0000D0н	DMA Buffer Address Pointer L Register	BAPL	R/W		XXXXXXXX
0000D1н	DMA Buffer Address Pointer M Register	ВАРМ	R/W		XXXXXXXX
0000D2н	DMA Buffer Address Pointer H Register	ВАРН	R/W		XXXXXXXX
0000Д3н	DMA Control Register	DMACS	R/W	DMA	XXXXXXX
0000Д4н	I/O Register Address Pointer L Register	IOAL	R/W		XXXXXXXX
0000Д5н	I/O Register Address Pointer H Register	IOAH	R/W		XXXXXXXX
0000Д6н	Data Counter L Register	DCTL	R/W		XXXXXXX
0000D7н	Data Counter H Register	DCTH	R/W		XXXXXXX
0000Д8н	Serial Mode Register 2	SMR2	W,R/W		0000000В
0000D9н	Serial Control Register 2	SCR2	W,R/W		0000000В
0000Дн	Reception/Transmission Data Register 2	RDR2/TDR2	R/W		0000000в
0000ДВн	Serial Status Register 2	SSR2	R,R/W	UART2	00001000в
0000DСн	Extended Communication Control Register 2	ECCR2	R,W, R/W		000000XXB
0000DDн	Extended Status/Control Register 2	ESCR2	R/W		00000100в
0000ДЕн	Baud Rate Generator Register 20	BGR20	R/W		0000000В

Address	Register	Abbreviation	Access	Resource name	Initial value		
0000DFн	Baud Rate Generator Register 21	BGR21	R/W	UART2	0000000В		
0000Е0н			1		•		
to 0000EF⊦⊦		Reserve	d				
0000ЕГН 0000F0н							
to	External area						
0000FFн							
007900н		5					
to 007907н		Reserve	d				
007908н	Reload Register L4	PRLL4	R/W		XXXXXXX		
007909н	Reload Register H4	PRLH4	R/W	16-bit Programmable Pulse	XXXXXXX		
00790Ан	Reload Register L5	PRLL5	R/W	Generator 4/5	XXXXXXX		
00790Вн	Reload Register H5	PRLH5	R/W		XXXXXXX		
00790Сн	Reload Register L6	PRLL6	R/W		XXXXXXX		
00790Dн	Reload Register H6	PRLH6	R/W	16-bit Programmable Pulse	XXXXXXXXB		
00790Ен	Reload Register L7	PRLL7	R/W	Generator 6/7	XXXXXXXXB		
00790Fн	Reload Register H7	PRLH7	R/W		XXXXXXXXB		
007910н	Reload Register L8	PRLL8	R/W		XXXXXXX		
007911н	Reload Register H8	PRLH8	R/W	16-bit Programmable Pulse	XXXXXXXXB		
007912н	Reload Register L9	PRLL9	R/W	Generator 8/9	XXXXXXXXB		
007913н	Reload Register H9	PRLH9	R/W		XXXXXXXXB		
007914н	Reload Register LA	PRLLA	R/W		XXXXXXXXB		
007915н	Reload Register HA	PRLHA	R/W	16-bit Programmable Pulse	XXXXXXXXB		
007916н	Reload Register LB	PRLLB	R/W	Generator A/B	XXXXXXXXB		
007917н	Reload Register HB	PRLHB	R/W		XXXXXXXXB		
007918н	Reload Register LC	PRLLC	R/W		XXXXXXXXB		
007919н	Reload Register HC	PRLHC	R/W	16-bit Programmable Pulse	XXXXXXXXB		
00791Ан	Reload Register LD	PRLLD	R/W	Generator C/D	XXXXXXXXB		
00791Вн	Reload Register HD	PRLHD	R/W		XXXXXXXXB		
00791Сн	Reload Register LE	PRLLE	R/W		XXXXXXXXB		
00791Dн	Reload Register HE	PRLHE	R/W	16-bit Programmable Pulse	XXXXXXXXB		
00791Ен	Reload Register LF	PRLLF	R/W	Generator E/F	XXXXXXXXB		
00791Fн	Reload Register HF	PRLHF	R/W		XXXXXXXXB		
007920н	Input Capture Register 0	IPCP0	R		XXXXXXXXB		
007921н	Input Capture Register 0	IPCP0	R	Input Capture 0/1	XXXXXXXXB		
007922н	Input Capture Register 1	IPCP1	R	πιραί Θαρίαιο 0/1	XXXXXXXXB		
007923н	Input Capture Register 1	IPCP1	R		XXXXXXXXB		

Address	Register	Abbrevia- tion	Access	Resource name	Initial value
007924н to 007927н		Reserve	ed		
007928н	Input Capture Register 4	IPCP4	R		XXXXXXXX
007929н	Input Capture Register 4	IPCP4	R	Innut Conture 4/5	XXXXXXXXB
00792Ан	Input Capture Register 5	IPCP5	R	Input Capture 4/5	XXXXXXXXB
00792Вн	Input Capture Register 5	IPCP5	R		XXXXXXX
00792Сн	Input Capture Register 6	IPCP6	R		XXXXXXX
00792Dн	Input Capture Register 6	IPCP6	R	land to Combine C/7	XXXXXXXXB
00792Ен	Input Capture Register 7	IPCP7	R	Input Capture 6/7	XXXXXXX
00792Fн	Input Capture Register 7	IPCP7	R		XXXXXXXXB
007930н to 007937н		Reserve	ed		
007938н	Output Compare Register 4	OCCP4	R/W		XXXXXXX
007939н	Output Compare Register 4	OCCP4	R/W	Output Compare 4/5	XXXXXXX
00793Ан	Output Compare Register 5	OCCP5	R/W	Catput Compare 170	XXXXXXXXB
00793Вн	Output Compare Register 5	OCCP5	R/W		XXXXXXX
00793Сн	Output Compare Register 6	OCCP6	R/W		XXXXXXX
00793Dн	Output Compare Register 6	OCCP6	R/W	Output Compare 6/7	XXXXXXXXB
00793Ен	Output Compare Register 7	OCCP7	R/W		XXXXXXX
00793Fн	Output Compare Register 7	OCCP7	R/W		XXXXXXX
007940н	Timer Data Register 0	TCDT0	R/W		0000000в
007941н	Timer Data Register 0	TCDT0	R/W	I/O Timer 0	0000000в
007942н	Timer Control Status Register 0	TCCSL0	R/W	1/O Tilliel 0	0000000в
007943н	Timer Control Status Register 0	TCCSH0	R/W		0XXXXXXXB
007944н	Timer Data Register 1	TCDT1	R/W		0000000в
007945н	Timer Data Register 1	TCDT1	R/W	I/O Timer 1	0000000В
007946н	Timer Control Status Register 1	TCCSL1	R/W	1/O Tillier I	0000000В
007947н	Timer Control Status Register 1	TCCSH1	R/W		0XXXXXXXB
007948н	Timer Register 0/Reload Register 0	TMR0/	R/W	16-bit Reload	XXXXXXX
007949н	Tilliei negistei o/neloau negistei o	TMRLR0	R/W	Timer 0	XXXXXXX
00794Ан	Timer Register 1/Relead Register 1	TMR1/	R/W	16-bit Reload	XXXXXXX
00794Вн	Timer Register 1/Reload Register 1	TMRLR1	R/W	Timer 1	XXXXXXX
00794Сн	Timer Register 9/Relead Register 9	TMR2/	R/W	16-bit Reload	XXXXXXXX
00794Dн	Timer Register 2/Reload Register 2	TMRLR2	R/W	Timer 2	XXXXXXXXB
00794Ен	Timer Degister 2/Delegel Degister 2	TMR3/	R/W	16-bit Reload	XXXXXXXXB
00794Fн	Timer Register 3/Reload Register 3	TMRLR3	R/W	Timer 3	XXXXXXXX

Address	Register	Abbreviation	Access	Resource name	Initial value	
007950н	Serial Mode Register 3	SMR3	W, R/W		0000000В	
007951н	Serial Control Register 3	SCR3	W, R/W		0000000В	
007952н	Reception/Transmission Data Register 3	RDR3/TDR3	R/W		0000000в	
007953н	Serial Status Register 3	SSR3	R,R/W	UART3	00001000в	
007954н	Extended Communication Control Register 3	ECCR3	R,W, R/W	UANTS	000000XXB	
007955н	Extended Status Control Register 3	ESCR3	R/W		00000100в	
007956н	Baud Rate Generator Register 30	BGR30	R/W		0000000В	
007957н	Baud Rate Generator Register 31	BGR31	R/W		0000000В	
007958н, 007959н		Reserved				
007960н	Clock supervisor Control Register	CSVCR	R, R/W	Clock Supervisor	00011100в	
007961н to 00796Dн	Reserved					
00796Ен	CAN Direct Mode Register	CDMR	R/W	CAN Clock Sync	XXXXXXX0 _B	
00796Fн		Reserved				
007970н	I ² C Bus Status Register 0	IBSR0	R		0000000В	
007971н	I ² C Bus Control Register 0	IBCR0	W,R/W		0000000В	
007972н	I ² C 10-bit Slave Address Register 0	ITBAL0	R/W		0000000В	
007973н	1-0 10-bit Stave Address Register 0	ITBAH0	R/W		0000000В	
007974н	I ² C 10-bit Slave Address Mask	ITMKL0	R/W	I ² C Interface 0	111111111	
007975н	Register 0	ITMKH0	R/W		00111111в	
007976н	I ² C 7-bit Slave Address Register 0	ISBA0	R/W		0000000В	
007977н	$\ensuremath{^{12}\!\text{C}}$ 7-bit Slave Address Mask Register 0	ISMK0	R/W		01111111в	
007978н	I ² C data register 0	IDAR0	R/W		0000000В	
007979н, 00797Ан		Reserved				
00797Вн	I ² C Clock Control Register 0	ICCR0	R/W	I ² C Interface 0	00011111в	
00797Сн					•	
to 0079A1н	Reserved					
0079А2н	Flash Write Control Register 0	FWR0	R/W	Dual Operation	0000000В	
0079АЗн	Flash Write Control Register 1	FWR1	R/W	Dual Operation Flash	0000000В	
0079А4н	Sector Change Setting Register 0	SSR0	R/W		00XXXXX0 _B	
0079А5н to 0079С1н	Reserved					
0079С2н	Clock modulator Control Register	CMCR	R, R/W	Clock Modulator	0001Х000в	

(Continued)

Address	Register	Abbreviation	Access	Resource name	Initial value	
0079С3н		•	•			
to		Reserve	ed			
0079DFн		1			1,0000000	
0079Е0н	Detect Address Setting Register 0	PADR0	R/W		XXXXXXXXB	
0079Е1н	Detect Address Setting Register 0	PADR0	R/W		XXXXXXX	
0079Е2н	Detect Address Setting Register 0	PADR0	R/W		XXXXXXX	
0079ЕЗн	Detect Address Setting Register 1	PADR1	R/W	Address Match Detection 0	XXXXXXXXB	
0079Е4н	Detect Address Setting Register 1	PADR1	R/W		XXXXXXXX	
0079Е5н	Detect Address Setting Register 1	PADR1	R/W	20.000	XXXXXXXXB	
0079Е6н	Detect Address Setting Register 2	PADR2	R/W		XXXXXXXXB	
0079Е7н	Detect Address Setting Register 2	PADR2	R/W		XXXXXXXX	
0079Е8н	Detect Address Setting Register 2	PADR2	R/W		XXXXXXXX	
0079Е9н						
to		Reserve	ed			
0079ЕГн						
0079F0н	Detect Address Setting Register 3	PADR3	R/W		XXXXXXXXB	
0079F1н	Detect Address Setting Register 3	PADR3	R/W		XXXXXXXX	
0079F2н	Detect Address Setting Register 3	PADR3	R/W		XXXXXXXX	
0079F3н	Detect Address Setting Register 4	PADR4	R/W		XXXXXXXX	
0079F4н	Detect Address Setting Register 4	PADR4	R/W	Address Match Detection 1	XXXXXXXX	
0079F5н	Detect Address Setting Register 4	PADR4	R/W	Detection	XXXXXXXX	
0079F6н	Detect Address Setting Register 5	PADR5	R/W		XXXXXXXX	
0079F7н	Detect Address Setting Register 5	PADR5	R/W		XXXXXXXX	
0079F8н	Detect Address Setting Register 5	PADR5	R/W		XXXXXXXX	
0079F9н						
to		Reserve	ed			
007BFFн						
007С00н						
to 007DFF⊦	Reserved for CAN of	ontroller 1. Refe	r to "■ CAN	N CONTROLLERS"		
•••						
007E00⊦ to		Reserve	ad			
007FFFн		11000110				

Notes: • Initial value of "X" represents unknown value.

• Any write access to reserved addresses in I/O map should not be performed. A read access to reserved addresses results reading unknown value.

■ CAN CONTROLLERS

- Compliant with CAN standard Version2.0 Part A and Part B
 - Supports transmission/reception in standard frame and extended frame formats
- Supports transmitting of data frames by receiving remote frames
- 16 transmitting/receiving message buffers
 - 29-bit ID and 8-byte data
 - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
 - Two acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 kbps to 2 Mbps (when input clock is at 16 MHz)

List of Control Registers

Address	Dogistor	Abbreviation	Access	Initial Value
CAN1	Register	Appreviation	Access	initial value
000080н	Message buffer enable register	BVALR	R/W	0000000в
000081н	Wessage bullet enable register	DVALIT	11/ VV	0000000в
000082н	Transport as assessed as existent.	0000000В		
000083н	Transmit request register	TREQR	R/W	0000000в
000084н	Transmit cancel register	TCANR	W	0000000В
000085н	Transmit cancer register	ICANH	VV	0000000В
000086н	Transmission complete register	TCR	R/W	0000000В
000087н	Tansmission complete register	TON	H/VV	0000000в
000088н	Receive complete register	RCR	R/W	0000000В
000089н	rieceive complete register	HOH	11/ VV	0000000в
00008Ан	Remote request receiving register	RRTRR	R/W	0000000В
00008Вн	Tremote request receiving register	11111111	11/ VV	0000000в
00008Сн	Receive overrun register	ROVRR	R/W	0000000В
00008Dн	Theceive overruit register	novnn	□ / V V	0000000в
00008Ен	Reception interrupt	RIER	R/W	0000000В
00008Fн	enable register	NIEN	□ / VV	0000000В

Address	- Register	Abbreviation	Access	Initial Value											
CAN1	negistei	ADDIEVIALION	Access	illiliai value											
007D00н	Control atatua ragiatar	CSR	R/W, W	0XXXX0X1в											
007D01н	Control status register	CSH	R/W, R	00XXX000B											
007D02н	Last event indicator register	LEIR	R/W	000Х0000в											
007D03н		LEIN	Fi/VV	XXXXXXXXB											
007D04н	Receive/transmit error counter	RTEC	R	0000000В											
007D05н		NIEC	n	0000000В											
007D06н	Bit timing register	BTR	R/W	11111111в											
007D07н	- Bit tillling register	DIN	Π/ ۷ ۷	Х1111111в											
007D08н	IDE register	IDER	R/W	XXXXXXXXB											
007D09н	TIDE register	IDEN	11/00	XXXXXXX											
007D0Ан	Tronomit DTD register	TRTRR	R/W	0000000в											
007D0Вн	Transmit RTR register	ININN	177	0000000В											
007D0Сн	Remote frame receive waiting	RFWTR	R/W	XXXXXXXXB											
007D0Dн	register	III VVIII	Γ1/ V V	XXXXXXX											
007D0Ен	Transmit interrupt	TIER	R/W	0000000в											
007D0Fн	enable register	ПЕП	11/ / /	0000000в											
007D10н															XXXXXXXXB
007D11н	Acceptance mask	AMSR	R/W	XXXXXXX											
007D12н	select register	AWOTT	11/74	XXXXXXXXB											
007D13н				XXXXXXX											
007D14н				XXXXXXXXB											
007D15н	- Acceptance mask register 0	AMR0	R/W	XXXXXXX											
007D16н	Acceptance mask register o	Alvii 10	11/ ۷۷	XXXXXXXXB											
007D17н				XXXXXXX											
007D18н				XXXXXXXXB											
007D19н	Acceptance mask register 1	AMR1	R/W	XXXXXXX											
007D1Aн		AIVIN I	Γ1/ V V	XXXXXXXXB											
007D1Bн				XXXXXXXXB											

List of Message Buffers (ID Registers)

Address	- Register	Abbreviation	Access	Initial Value
CAN1	Register	Appreviation	Access	initiai value
007С00н to 007С1Fн	General-purpose RAM	_	R/W	XXXXXXXB to XXXXXXXXB
007С20н				XXXXXXXXB
007С21н	ID as data and	IDDA	D 444	XXXXXXXXB
007С22н	- ID register 0	IDR0	R/W	XXXXXXXXB
007С23н				XXXXXXXXB
007С24н				XXXXXXX
007С25н		IDD4	D.044	XXXXXXXXB
007С26н	- ID register 1	IDR1	R/W	XXXXXXXXB
007С27н				XXXXXXXXB
007С28н				XXXXXXXXB
007С29н	ID we wister 0	IDDO	DAA	XXXXXXXXB
007С2Ан	- ID register 2	IDR2	R/W	XXXXXXXXB
007С2Вн				XXXXXXXXB
007С2Сн				XXXXXXXXB
007С2Dн	ID servictor 0	IDDO	DAM	XXXXXXXXB
007С2Ен	- ID register 3	IDR3	R/W	XXXXXXXXB
007С2Гн				XXXXXXXXB
007С30н				XXXXXXXXB
007С31н	ID ve vieten 4	IDD4	DAM	XXXXXXXXB
007С32н	- ID register 4	IDR4	R/W	XXXXXXXXB
007С33н				XXXXXXXXB
007С34н				XXXXXXXXB
007С35н	ID register 5	IDDE	DAM	XXXXXXXXB
007С36н	- ID register 5	IDR5	R/W	XXXXXXXXB
007С37н				XXXXXXXXB
007С38н				XXXXXXXXB
007С39н	ID register 6	IDDe	R/W	XXXXXXXXB
007С3Ан	- ID register 6	IDR6	In/VV	XXXXXXXXB
007С3Вн				XXXXXXXXB
007С3Сн				XXXXXXXXB
007С3Dн	ID vogistor 7	IDD2	544	XXXXXXXXB
007С3Ен	- ID register 7	IDR7	R/W	XXXXXXXXB
007С3Гн				XXXXXXXXB

Address	Register	Abbreviation	Access	Initial Value
CAN1	negistei	Abbieviation	Access	
007С40н				XXXXXXXX
007С41н	ID register 8	IDR8	R/W	XXXXXXX
007С42н		IDNo		XXXXXXXX
007С43н				XXXXXXX
007С44н				XXXXXXXX
007С45н	ID register 0	IDR9	R/W	XXXXXXXXB
007С46н	ID register 9	IDR9	In/ V	XXXXXXXX
007С47н				XXXXXXXXB
007С48н				XXXXXXXX
007С49н	ID register 10	IDD10	DAM	XXXXXXXXB
007С4Ан	ID register 10	IDR10	R/W	XXXXXXXX
007С4Вн				XXXXXXXXB
007С4Сн				XXXXXXXX
007С4Dн	ID wasiata a 44	IDD44	DAA	XXXXXXXXB
007С4Ен	ID register 11	IDR11	R/W	XXXXXXXX
007С4Гн				XXXXXXXXB
007С50н			R/W	XXXXXXXX
007С51н	ID	IDR12		XXXXXXXXB
007С52н	ID register 12			XXXXXXXX
007С53н				XXXXXXXXB
007С54н				XXXXXXXX
007С55н	ID was sisters 40	IDD40	DAA	XXXXXXXXB
007С56н	ID register 13	IDR13	R/W	XXXXXXXX
007С57н				XXXXXXXXB
007С58н				XXXXXXXX
007С59н	ID wasiata a 4.4	IDD44	DAA	XXXXXXXXB
007С5Ан	ID register 14	IDR14	R/W	XXXXXXXX
007С5Вн				XXXXXXXXB
007С5Сн				XXXXXXXX
007С5Dн	ID	IDD45		XXXXXXX
007С5Ен	ID register 15	IDR15	R/W	XXXXXXXX
007С5Fн				XXXXXXXX

List of Message Buffers (DLC Registers and Data Registers)

Address	5 · ·	5		
CAN1	Register	Abbreviation	Access	Initial Value
007С60н	DI C register 0	DLCR0	R/W	XXXXXXXXB
007С61н	DLC register 0	DLChu	□/ VV	VVVVVV
007С62н	DLC register 1	DLCR1	R/W	XXXXXXXXB
007С63н	DLC register 1	DLCHI	□/ VV	VVVVVV
007С64н	DI C register 2	DLCR2	R/W	XXXXXXXXB
007С65н	DLC register 2	DLCh2	□/ VV	VVVVVVR
007С66н	DLC register 3	DLCR3	R/W	XXXXXXXXB
007С67н		DLCH3	Π/ VV	VVVVVVR
007С68н	DLC register 4	DLCR4	R/W	XXXXXXX
007С69н	DLC register 4	DLCh4	□/ VV	VVVVVVR
007С6Ан	DLC register 5	DLCR5	R/W	XXXXXXX
007С6Вн		DLCho	□/ VV	VVVVVVR
007С6Сн	DLC register 6	DLCR6	R/W	XXXXXXXXB
007С6Дн		DLCHO	17,00	VVVVVVR
007С6Ен	DLC register 7	DLCR7	R/W	XXXXXXXXB
007С6Гн		DLCH/		
007С70н	DLC register 8	DLCR8	R/W	XXXXXXX
007С71н	DLC register 6	DLCHo	Π/ VV	VVVVVVR
007С72н	DLC register 9	DLCR9	R/W	XXXXXXX
007С73н	DLC register 9	DECH9	I 7 V V	VVVVVVR
007С74н	DLC register 10	DLCR10	R/W	XXXXXXX
007С75н	DLO register 10	DECITIO	1 1/ VV	XXXXXXX
007С76н	DLC register 11	DLCR11	R/W	XXXXXXX
007С77н	DEC Tegister 11	DLONTI	I 1/ V V	VVVVVVR
007С78н	DLC register 12	DLCR12	R/W	XXXXXXX
007С79н	DEO TEGISTET 12	DEORITZ	I 1/ V V	VVVVVVV
007С7Ан	DLC register 13	DLCR13	R/W	XXXXXXX
007С7Вн	DEG Tegister 13	DLONIS	I 1/ V V	VVVVVVR
007С7Сн	DLC register 14	DLCR14	R/W	XXXXXXX
007С7Дн	DEO TEGISTEI 14	DLON 14	I 1/ V V	VVVVVVR
007С7Ен	DLC register 15	DLCR15	R/W	XXXXXXX
007С7Гн	DEC register 13	DLONIS	1 1/ V V	VVVVVVV

Address	Dogiotor	Abbreviation	A	Initial Value
CAN1	- Register	Appreviation	Access	initiai vaiue
007С80н to 007С87н	Data register 0 (8 bytes)	DTR0	R/W	XXXXXXXXB to XXXXXXXXB
007С88н to 007С8Fн	Data register 1 (8 bytes)	DTR1	R/W	XXXXXXXXB to XXXXXXXXB
007С90н to 007С97н	Data register 2 (8 bytes)	DTR2	R/W	XXXXXXXXB to XXXXXXXXB
007С98н to 007С9Fн	Data register 3 (8 bytes)	DTR3	R/W	XXXXXXXXB to XXXXXXXXB
007СА0н to 007СА7н	Data register 4 (8 bytes)	DTR4	R/W	XXXXXXXXB to XXXXXXXXB
007СА8н to 007САFн	Data register 5 (8 bytes)	DTR5	R/W	XXXXXXXXB to XXXXXXXXB
007СВ0н to 007СВ7н	Data register 6 (8 bytes)	DTR6	R/W	XXXXXXXXB to XXXXXXXXB
007СВ8н to 007СВFн	Data register 7 (8 bytes)	DTR7	R/W	XXXXXXXXB to XXXXXXXXB
007СС0н to 007СС7н	Data register 8 (8 bytes)	DTR8	R/W	XXXXXXXXB to XXXXXXXXB
007СС8н to 007ССFн	Data register 9 (8 bytes)	DTR9	R/W	XXXXXXXXB to XXXXXXXXB
007CD0н to 007CD7н	Data register 10 (8 bytes)	DTR10	R/W	XXXXXXXXB to XXXXXXXXB
007CD8н to 007CDFн	Data register 11 (8 bytes)	DTR11	R/W	XXXXXXXXB to XXXXXXXXB
007СЕ0н to 007СЕ7н	Data register 12 (8 bytes)	DTR12	R/W	XXXXXXXXB to XXXXXXXXB
007СЕ8н to 007СЕГн	Data register 13 (8 bytes)	DTR13	R/W	XXXXXXXXB to XXXXXXXXB

Address	Pagiotor	Abbreviation	A 00000	Initial Value	
CAN1	Register	Abbreviation	Access	illitiai value	
007СF0н to 007СF7н	Data register 14 (8 bytes)	DTR14	R/W	XXXXXXXB to XXXXXXXXB	
007СF8н to 007СFFн	Data register 15 (8 bytes)	DTR15	R/W	XXXXXXXB to XXXXXXXXB	

■ INTERRUPT FACTORS, INTERRUPT VECTORS, INTERRUPT CONTROL REGISTER

Interrupt cause	El ² OS corresponding	DMA ch number	Interru	pt vector		t control ister	
	corresponding	Humber	Number	Address	Number	Address	
Reset	N	_	#08	FFFFDC⊢	_	_	
INT9 instruction	N	_	#09	FFFFD8 _H	_	_	
Exception	N	_	#10	FFFFD4 _H	_	_	
Reserved	N	_	#11	FFFFD0 _H	ICDOO	000000	
Reserved	N		#12	FFFFCCH	ICR00	0000В0н	
CAN 1 RX / Input Capture 6	Y1	_	#13	FFFFC8 _H	ICD01	0000D1	
CAN 1 TX/NS / Input Capture 7	Y1	_	#14	FFFFC4 _H	ICR01	0000В1н	
I ² C	N		#15	FFFFC0 _H	ICR02	0000В2н	
Reserved	N		#16	FFFFBC _H	ICHUZ	0000b2H	
16-bit Reload Timer 0	Y1	0	#17	FFFFB8 _H	ICDOS	000000	
16-bit Reload Timer 1	Y1	1	#18	FFFFB4 _H	ICR03	0000ВЗн	
16-bit Reload Timer 2	Y1	2	#19	FFFFB0 _H	ICD04	0000004	
16-bit Reload Timer 3	Y1	_	#20	FFFFAC _H	ICR04	0000В4н	
PPG 4/5	N		#21	FFFFA8 _H	ICR05	0000В5н	
PPG 6/7	N	_	#22	FFFFA4 _H	ICHUS	ООООВЭН	
PPG 8/9/C/D	N	_	#23	FFFFA0 _H	ICR06	0000В6н	
PPG A/B/E/F	N	_	#24	FFFF9C _H	ICHU	ООООВОН	
Timebase Timer	N	_	#25	FFFF98⊦	ICD07	000007	
External Interrupt 8 to 11	Y1	3	#26	FFFF94 _H	ICR07	0000В7н	
Watch Timer	N	_	#27	FFFF90 _H	ICR08	000000	
External Interrupt 12 to 15	Y1	4	#28	FFFF8C _H	ICHU	0000В8н	
A/D Converter	Y1	5	#29	FFFF88 _H	ICDOO	000000	
I/O Timer 0 / I/O Timer 1	N	_	#30	FFFF84 _H	ICR09	0000В9н	
Input Capture 4/5	Y1	6	#31	FFFF80 _H	ICD10	000000	
Output Compare 4/5	Y1	7	#32	FFFF7C _H	ICR10	0000ВАн	
Input Capture 0/1	Y1	8	#33	FFFF78 _H	ICD11	000000	
Output Compare 6/7	Y1	9	#34	FFFF74 _H	ICR11	0000ВВн	
Reserved	N	10	#35	FFFF70⊦	ICD40	000000	
Reserved	N	11	#36	FFFF6C _H	ICR12	0000ВСн	
UART 3 RX	Y2	12	#37	FFFF68⊦	ICD40	0000ВДн	
UART 3 TX	Y1	13	#38	FFFF64 _H	ICR13		

(Continued)

Interrupt cause	El ² OS corresponding	DMA ch number	Interrup	ot vector	Interrupt control register		
	corresponding	Hullibel	Number	Address	Number	Address	
UART 2 RX	Y2	14	#39	FFFF60 _H	ICR14	0000ВЕн	
UART 2 TX	Y1	15	#40	FFFF5C _H	10014	ООООБЕН	
Flash Memory	N	_	#41	FFFF58 _H	ICR15	0000BFн	
Delayed Interrupt	N	_	#42	FFFF54 _H	ICHIS	UUUUDFH	

Y1: Usable

Y2: Usable, with El²OS stop function

N : Unusable

Notes: • The peripheral resources sharing the ICR register have the same interrupt level.

• When the peripheral resources sharing the ICR register use extended intelligent I/O service, only one can use El²OS at a time.

• When either of the two peripheral resources sharing the ICR register specifies El²OS, the other one cannot use interrupts.


■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Dawn-natau	Or made al	Rat	ting	11!4	Damania
Parameter	Symbol	Min	Max	Unit	Remarks
	Vcc	Vss - 0.3	Vss + 6.0	V	
Power supply voltage*1	AVcc	Vss - 0.3	Vss + 6.0	V	$Vcc = AVcc^{*2}$
	AVRH	Vss - 0.3	Vss + 6.0	V	AVcc ≥ AVRH*2
Input voltage*1	Vı	Vss - 0.3	Vss + 6.0	V	*3
Output voltage*1	Vo	Vss - 0.3	Vss + 6.0	V	*3
Maximum Clamp Current	I CLAMP	-4.0	+4.0	mA	*5
Total Maximum Clamp Current	Σ CLAMP		40	mA	*5
"L" level maximum output current	lol		15	mA	*4
"L" level average output current	lolav		4	mA	*4
"L" level maximum overall output current	ΣΙοι		100	mA	*4
"L" level average overall output current	Σ lolav		50	mA	*4
"H" level maximum output current	Іон		-15	mA	*4
"H" level average output current	Іонаv		-4	mA	*4
"H" level maximum overall output current	ΣІон		-100	mA	*4
"H" level average overall output current	Σ lohav		-50	mA	*4
Power consumption	PD		320	mW	
Operating temperature	TA	-40	+105	°C	
Operating temperature	IA	-40	+125	°C	*6
Storage temperature	Тѕтс	–55	+150	°C	

(Continued)

- *1: This parameter is based on $V_{SS} = AV_{SS} = 0 V$
- *2: Set AVcc and Vcc to the same voltage. Make sure that AVcc does not exceed Vcc and that the voltage at the analog inputs does not exceed AVcc when the power is switched on.
- *3: V_I and V_O should not exceed V_{CC} + 0.3 V. V_I should not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_I rating.
- *4: Applicable to pins: P00 to P07, P10 to P17, P20 to P25, P30 to P37, P40 to P45, P50 to P56, P60 to P67
- *5: Applicable to pins: P00 to P07, P10 to P17, P20 to P25, P30 to P37, P40 to P45, P50 to P56 (for evaluation device : P50 to P55) , P60 to P67
 - Use within recommended operating conditions.
 - Use at DC voltage (current)
 - The +B signal should always be applied a connecting limit resistance between the +B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
 - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
 - Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting power supply voltage may not be sufficient to operate the power-on reset.
 - Care must be taken not to leave the +B input pin open.
 - Recommended circuit sample:



*6 : If used exceeding $T_A = +105$ °C, be sure to contact Fujitsu for reliability limitations.


WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(Vss = AVss = 0 V)

Parameter	Symbol		Value		Unit	Remarks			
raiametei	Symbol	Min	Тур	Max	Oiiit	i chia ko			
		4.0	5.0	5.5	V	Under normal operation			
Power supply voltage	Vcc, AVcc	3.5	5.0	5.5	٧	Under normal operation, when not using the A/D converter and not Flash programming.			
	AVCC	4.5	5.0	5.5	V	When External bus is used.			
		3.0	_	5.5	V	Maintains RAM data in stop mode			
Smoothing capacitor	Cs	0.1	_	1.0	μF	Use a ceramic capacitor or comparable capacitor of the AC characteristics. Bypass capacitor at the Voc pin should be greater than this capacitor.			
Operating temperature	Та	-40		+125	°C	*			

*: If used exceeding $T_A = +105$ °C, be sure to contact Fujitsu for reliability limitations.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

(Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10%, fcp \leq 24 MHz, Vss = AVss = 0 V)

Donomotor	Sym-	Pin	Condition		Value		Hait	Domostko
Parameter	bol	PIN	Condition	Min	Тур	Max	Unit	Remarks
	V _{IHS}	_	_	0.8 Vcc	_	Vcc + 0.3	V	Pin inputs if CMOS hysteresis input levels are selected (except P12, P15, P44, P45, P50)
	VIHA		l	0.8 Vcc	_	Vcc + 0.3	V	Pin inputs if Automotive input levels are selected
"H" level input	VIHT	_	_	2.0	_	Vcc + 0.3	V	Pin inputs if TTL input levels are selected
voltage (At Vcc = 5 V ± 10%)	V _{IHS}		_	0.7 Vcc	_	Vcc + 0.3	V	P12, P15, P50 inputs if CMOS input levels are selected
	VIHI	_	_	0.7 Vcc	_	Vcc + 0.3	V	P44, P45 inputs if CMOS hysteresis input levels are selected
	VIHR	_	_	0.8 Vcc		Vcc + 0.3	V	RST input pin (CMOS hysteresis)
	Vінм	_		Vcc-0.3	_	Vcc + 0.3	V	MD input pin
	VILS	_	_	Vss - 0.3		0.2 Vcc	V	Pin inputs if CMOS hysteresis input levels are selected (except P12, P15, P44, P45, P50)
	VILA	_	_	Vss - 0.3	_	0.5 Vcc	V	Pin inputs if Automotive input levels are selected
"L" level input	VILT	_	_	Vss - 0.3	_	0.8	V	Pin inputs if TTL input levels are selected
voltage (At Vcc = 5 V ± 10%)	VILS	_	_	Vss - 0.3	_	0.3 Vcc	V	P12, P15, P50 inputs if CMOS input levels are selected
	Vılı	_	_	Vss - 0.3	_	0.3 Vcc	V	P44, P45 inputs if CMOS hysteresis input levels are selected
	VILR	_	_	Vss - 0.3	_	0.2 Vcc	V	RST input pin (CMOS hysteresis)
	VILM	_	_	Vss - 0.3	_	Vss + 0.3	V	MD input pin
Output "H" voltage	Vон	Normal outputs	$V_{\text{CC}} = 4.5 \text{ V},$ $I_{\text{OH}} = -4.0 \text{ mA}$	Vcc - 0.5	_	_	V	
Output "H" voltage	Vоні	I ² C current outputs	$V_{CC} = 4.5 \text{ V},$ $I_{OH} = -3.0 \text{ mA}$	Vcc - 0.5		_	V	

(Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10%, fcp \leq 24 MHz, Vss = AVss = 0 V)

Parameter	Sym-	Pin	Condition		Value		Unit	Remarks
Parameter	bol	Pili	Condition	Min	Тур	Max	Unit	Remarks
Output "L" voltage	Vol	Normal outputs	Vcc = 4.5 V, lo _L = 4.0 mA	_	_	0.4	V	
Output "L" voltage	Voli	I ² C current outputs	Vcc = 4.5 V, lo _L = 3.0 mA	_	_	0.4	٧	
Input leak current	lıL	_	Vcc = 5.5 V, Vss < Vı < Vcc	- 1	_	+ 1	μA	
Pull-up resistance	Rup	P00 to P07, P10 to P17, P20 to P25, P30 to P37, RST	_	25	50	100	kΩ	
Pull-down resistance	RDOWN	MD2	_	25	50	100	kΩ	Except Flash memory devices
			Vcc = 5.0 V, Internal frequency : 24 MHz, At normal operation.	_	48	60	mA	
	Icc		Vcc = 5.0 V, Internal frequency : 24 MHz, At writing Flash memory.	_	53	65	mA	Flash memory devices
			Vcc = 5.0 V, Internal frequency : 24 MHz, At erasing Flash memory.	_	58	70	mA	Flash memory devices
Power supply current	Iccs	Vcc	Vcc = 5.0 V, Internal frequency : 24 MHz, At Sleep mode.	_	25	35	mA	
	Істѕ		Vcc = 5.0 V, Internal frequency : 2 MHz,	_	0.3	0.8	mA	Devices without "T"-suffix
			At Main Timer mode		0.4	1.0	mA	Devices with "T"-suffix
	ICTSPLL6		Vcc = 5.0 V, Internal frequency : 24 MHz, At PLL Timer mode, external frequency = 4 MHz	_	4	7	mA	

(Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10%, fcp \leq 24 MHz, Vss = AVss = 0 V)

Parameter	Sym-	'y''' Pin Condition		Value		Unit	Remarks	
Parameter	bol	PIN	Condition	Min	Тур	Max	Unit	Remarks
		Vcc = 5.0 V, Internal frequency: 8 kHz, During stopping clock supervisor, At sub clock operation T _A = +25°C				μА	MB90351E MB90F351E MB90352E MB90F352E MB90356E MB90F356E MB90F357E	
		Iccl Vcc	Vcc = 5.0 V, Internal frequency: 8 kHz, During operating clock supervisor, At sub clock operation T _A = +25°C	_	100	200	μА	MB90356E MB90F356E MB90357E MB90F357E
Power supply	las		Vcc = 5.0 V, Internal CR oscillation/ 4 division, At sub clock operation T _A = +25°C	_	100	200	μА	MB90356ES MB90F356ES MB90357ES MB90F357ES
current	ICCL		Vcc = 5.0 V, Internal frequency: 8 kHz, During stopping clock supervisor, At sub clock operation T _A = +25°C	_	120	240	μА	MB90351TE MB90F351TE MB90352TE MB90F352TE MB90356TE MB90F356TE MB90F357TE MB90F357TE
			Vcc = 5.0 V, Internal frequency: 8 kHz, During operating clock supervisor, At sub clock operation T _A = +25°C	_	150	300	μА	MB90356TE MB90F356TE MB90357TE MB90F357TE
			Vcc = 5.0 V, Internal CR oscillation/ 4 division, At sub clock operation T _A = +25°C	_	150	300	μA	MB90356TES MB90F356TES MB90357TES MB90F357TES

(Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10%, fcp \leq 24 MHz, Vss = AVss = 0 V)

Parameter	Sym-	Pin	Condition	Value			Unit	Remarks
Parameter	bol	Pill	Condition	Min	Тур	Max	Unit	Hemarks
			Vcc = 5.0 V, Internal frequency: 8 kHz, During stopping clock supervisor, At sub sleep T _A = +25°C		20	50	μА	MB90351E MB90F351E MB90352E MB90F352E MB90356E MB90F356E MB90F357E
			Vcc = 5.0 V, Internal frequency: 8 kHz, During operating clock supervisor, At sub sleep T _A = +25°C	_	60	200	μΑ	MB90356E MB90F356E MB90357E MB90F357E
Power supply	l	Iccls Vcc	Vcc = 5.0 V, Internal CR oscillation/ 4 division, At sub sleep T _A = +25°C	_	60	200	μΑ	MB90356ES MB90F356ES MB90357ES MB90F357ES
current	ICCLS		Vcc = 5.0 V, Internal frequency: 8 kHz, At sub sleep T _A = +25°C		70	150	μΑ	MB90351TE MB90F351TE MB90352TE MB90F352TE MB90356TE MB90F356TE MB90F357TE MB90F357TE
			Vcc = 5.0 V, Internal frequency: 8 kHz, During operating clock supervisor, At sub sleep T _A = +25°C	_	110	300	μΑ	MB90356TE MB90F356TE MB90357TE MB90F357TE
			Vcc = 5.0 V, Internal CR oscillation/ 4 division, At sub sleep T _A = +25°C	_	110	300	μΑ	MB90356TES MB90F356TES MB90357TES MB90F357TES

(Continued)

(Ta = $-40~^{\circ}C$ to +125 $^{\circ}C$, Vcc = 5.0 V \pm 10%, fcp \leq 24 MHz, Vss = AVss = 0 V)

Dovemeter	Sym-	Pin	Condition		Value		Unit	Remarks	
Parameter	bol	PIN	Condition	Min	Тур	Max	Unit	Hemarks	
			Vcc = 5.0 V, Internal frequency: 8 kHz, During stopping clock supervisor, At watch mode T _A = +25°C		10	35	μА	MB90351E MB90F351E MB90352E MB90F352E MB90356E MB90F356E MB90F357E	
	Ісст		$Vcc = 5.0 \text{ V},$ Internal frequency: 8 kHz, During operating clock supervisor, At watch mode $T_A = +25^{\circ}C$	-	25	150	μΑ	MB90356E MB90F356E MB90357E MB90F357E	
			Vcc = 5.0 V, Internal CR oscillation/ 4 division, At watch mode T _A = +25°C	_	25	150	μΑ	MB90356ES MB90F356ES MB90357ES MB90F357ES	
Power supply current			Vcc	Vcc = 5.0 V, Internal frequency: 8 kHz, During stopping clock supervisor, At watch mode T _A = +25°C	_	60	140	μΑ	MB90351TE MB90F351TE MB90352TE MB90F352TE MB90356TE MB90F356TE MB90F357TE MB90F357TE
			Vcc = 5.0 V, Internal frequency: 8 kHz, During operating clock supervisor, At watch mode T _A = +25°C		80	250	μΑ	MB90356TE MB90F356TE MB90357TE MB90F357TE	
			Vcc = 5.0 V, Internal CR oscillation/ 4 division, At watch mode T _A = +25°C	_	80	250	μΑ	MB90356TES MB90F356TES MB90357TES MB90F357TES	
Іссн			Vcc = 5.0 V, At stop mode,	_	7	25	μА	Devices without "T"-suffix	
			T _A = +25°C	—	60	130	μА	Devices with "T"-suffix	
Input capacity	Cin	Other than C, AVcc, AVss, AVRH, Vcc, Vss	_	_	5	15	pF		

4. AC Characteristics

(1) Clock Timing


(Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10%, fcp \leq 24 MHz, Vss = AVss = 0 V)


Do wo we obtain	Councile of	Di		Value		11	Demonto	
Parameter	Symbol	Pin	Min	Тур	Max	Unit	Remarks	
			3	_	16	MHz	1/2 (at PLL stop) When using an oscillation circuit	
			4	_	16	MHz	1 multiplied PLL When using an oscillation circuit	
		X0, X1	4	_	12	MHz	2 multiplied PLL When using an oscillation circuit	
		λ0, λ1	4	_	8	MHz	3 multiplied PLL When using an oscillation circuit	
			4	_	6	MHz	4 multiplied PLL When using an oscillation circuit	
	fc		_	_	4	MHz	6 multiplied PLL When using an oscillation circuit	
Clock frequency	IC	X0	3	_	24	MHz	1/2 (at PLL stop), When using an external clock	
			4	_	24	MHz	1 multiplied PLL When using an external clock	
			4	_	12	MHz	2 multiplied PLL When using an external clock	
			4	_	8	MHz	3 multiplied PLL When using an external clock	
			4	_	6	MHz	4 multiplied PLL When using an external clock	
			_	_	4	MHz	6 multiplied PLL When using an external clock	
	fcL	X0A, X1A	_	32.768	100	kHz	When using sub clock	
	tcyL	X0, X1	62.5	_	333	ns	When using an oscillation circuit	
Clock cycle time	LOYL	X0	41.67	—	333	ns	When using an external clock	
	tcyll	X0A, X1A	10	30.5	_	μs		
Input clock pulse width	Pwh, Pwl	X0	10			ns	Duty ratio should be about	
Imput clock pulse width	Pwhl, Pwll	X0A	5	15.2		μs	30% to 70%.	
Input clock rise and fall time	tcr, tcr	Х0	_	_	5	ns	When using an external clock	

(Continued)

(Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10%, fcp \leq 24 MHz, Vss = AVss = 0 V)

Parameter	Symbol	Pin		Value		Unit	Remarks
Parameter	Symbol	PIII	Min	Тур	Max	Offic	nemarks
Internal operating	f CP	_	1.5	—	24	MHz	When using main clock
clock frequency (machine clock)	fcpl	_	_	8.192	50	kHz	When using sub clock
Internal operating	t cp		41.67	_	666	ns	When using main clock
clock cycle time (machine clock)	t CPL	_	20	122.1	_	μs	When using sub clock






(2) Reset Standby Input

 $(T_A = -40 \, ^{\circ}\text{C to} + 125 \, ^{\circ}\text{C}, \, V_{CC} = 5.0 \, \text{V} \pm 10\%, \, f_{CP} \le 24 \, \text{MHz}, \, V_{SS} = AV_{SS} = 0 \, \text{V})$

Parameter	Symbol	Pin	Value	Unit	Remarks		
Parameter	Syllibol	FIII	Min Ma		Ollit	nemarks	
			500		ns	Under normal operation	
Reset input time	t RSTL	RST	Oscillation time of oscillator* + 100 μs		μs	In Stop mode, Sub Clock mode, Sub Sleep mode and Watch mode	
			100	_	μs	In Main timer mode and PLL timer mode	


^{*:} Oscillation time of oscillator is the time that the amplitude reaches 90%. In the crystal oscillator, the oscillation time is between several ms to tens of ms. In ceramic oscillators, the oscillation time is between hundreds of μs to several ms. With an external clock, the oscillation time is 0 ms.




(3) Power On Reset

(T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10%, fc_P \leq 24 MHz, V_{SS} = AV_{SS} = 0 V)

Parameter	Symbol	Pin	Condition	Va	lue	Unit	Remarks
Farameter	Syllibol		Condition	Min	Max	Oilit	nemarks
Power on rise time	t⊓	Vcc		0.05	30	ms	
Power off time	toff	Vcc		1	_	ms	Waiting time until power-on




Note: If you change the power supply voltage too rapidly, a power on reset may occur. We recommend that you start up smoothly by restraining voltages when changing the power supply voltage during operation, as shown in the figure below. Perform while not using the PLL clock. However, if voltage drops are within 1 V/s, you can operate while using the PLL clock.



(4) Clock Output Timing

 $(T_A = -40 \, ^{\circ}\text{C} \text{ to} + 105 \, ^{\circ}\text{C}, \, V_{CC} = 5.0 \, \text{V} \pm 10\%, \, V_{SS} = 0.0 \, \text{V}, \, f_{CP} \le 24 \, \text{MHz})$

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
	Symbol			Min	Max	Oilit	Hemarks
Cycle time	4	CLK	_	62.5	_	ns	fcp = 16 MHz
	t cyc			41.76	_	ns	fcp = 24 MHz
$CLK \uparrow \to CLK \downarrow$	t cHCL	CLK	_	20	_	ns	fcp = 16 MHz
				13	_	ns	fcp = 24 MHz




(5) Bus Timing (Read)

(Ta = -40° C to $+105^{\circ}$ C, Vcc = 5.0 V \pm 10 %, Vss = 0.0 V, fcp \leq 24 MHz)

Davameter	Sym-	Pin	Condition	Va	lue	Unit
Parameter	bol	PIII	Condition	Min	Max	Unit
ALE pulse width	t LHLL	ALE		tcp/2 - 10	_	ns
Valid address $ ightarrow$ ALE \downarrow time	tavll	ALE, A21 to A16, AD15 to AD00		tcp/2 - 20	_	ns
$ALE \downarrow \to Address$ valid time	tLLAX	ALE, AD15 to AD00		tcp/2 - 15	_	ns
Valid address $ ightarrow \overline{RD} \downarrow$ time	tavrl	A21 to A16, AD15 to AD00, RD		tcp - 15	_	ns
Valid address → Valid data input	tavdv	A21 to A16, AD15 to AD00		_	5 tcp/2 - 60	ns
RD pulse width	trlrh	RD		(n*+3/2) tcp - 20	_	ns
$\overline{RD} \downarrow \to Valid$ data input	trldv	RD, AD15 to AD00	_	_	(n*+3/2) tcp - 50	ns
$\overline{RD} \uparrow \to Data$ hold time	trhdx	RD, AD15 to AD00		0	_	ns
$\overline{RD} \uparrow \to ALE \uparrow time$	trhlh	RD, ALE		tcp/2 - 15	_	ns
$\overline{RD} \uparrow \to Address$ valid time	trhax	RD, A21 to A16		tcp/2 - 10	_	ns
Valid address → CLK ↑ time	tavch	A21 to A16, AD15 to AD00, CLK		tcp/2 - 16	_	ns
$\overline{RD} \downarrow \to CLK \uparrow time$	trlch	RD, CLK		tcp/2 - 15	_	ns
$ALE \downarrow \rightarrow \overline{RD} \downarrow time$	tulrl	ALE, RD		tcp/2 - 15	_	ns

^{*:} Number of ready cycles




(6) Bus Timing (Write)

 $(T_A = -40^{\circ}C \text{ to } +105^{\circ}C, \text{ Vcc} = 5.0 \text{ V} \pm 10 \%, \text{ Vss} = 0.0 \text{ V}, \text{ fcp} \le 24 \text{ MHz})$

Parameter	Symbol	Pin	Condition	Value)	Unit
Parameter	Syllibol	FIII	Condition	Min	Max	Offic
Valid address $ ightarrow \overline{WR} \downarrow$ time	tavwl	A21 to A16, AD15 to AD00, WR		tcp-15	_	ns
WR pulse width	twLwH	WR		(n*+3/2)tcp - 20	_	ns
Valid data output $ ightarrow \overline{WR} \uparrow$ time	tоvwн	AD15 to AD00, WR		(n*+3/2)tcp - 20	_	ns
$\overline{\mathrm{WR}} \uparrow \to \mathrm{Data} \ \mathrm{hold} \ \mathrm{time}$	twndx	AD15 to AD00, WR		15	_	ns
$\overline{ m WR} \uparrow ightarrow m Address$ valid time	twhax	A21 to A16, WR		tcp/2 - 10	_	ns
$\overline{WR} \uparrow \to ALE \uparrow time$	twhlh	WR, ALE]	tcp/2 - 15	_	ns
$\overline{WR} \downarrow \to CLK \uparrow time$	twlch	WR, CLK		tcp/2 - 15	_	ns

^{*:} Number of ready cycles




(7) Ready Input Timing

(Ta = -40°C to +105°C, Vcc = 5.0 V \pm 10 %, Vss = 0.0 V, fcp \leq 24 MHz)

Parameter	Sym-		Condition	Va	lue	Units	Remarks	
rarameter	bol		Condition	Min	Max	Units	Hemarks	
RDY set-up time	tryhs F	RDY	_	45	_	ns	fcp = 16 MHz	
		וטח		32	_	ns	fcp = 24 MHz	
RDY hold time	tпунн	RDY		0	_	ns		

Note: If the RDY set-up time is insufficient, use the auto-ready function.




(8) Hold Timing

(Ta = -40° C to $+105^{\circ}$ C, Vcc = 5.0 V \pm 10 %, Vss = 0.0 V, fcp \leq 24 MHz)

Parameter	Symbol Pin		Condition	Val	Units	
	Cymbol		Condition	Min	Max	
$\begin{array}{c} \text{Pin floating} \rightarrow \overline{\text{HAK}} \downarrow \\ \text{time} \end{array}$	txhal	HAK		30	tcp	ns
$\overline{\text{HAK}} \uparrow \text{time} \rightarrow \text{Pin valid}$ time	thahv	HAK	_	tcp	2 tcp	ns

Note : There is more than 1 machine cycle from when HRQ pin reads in until the $\overline{\text{HAK}}$ is changed.



(9) UART 2/3


(Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10%, fcp \leq 24 MHz, Vss = AVss = 0 V)


Parameter	Symbol	Pin	Condition	Val	ue	Unit
raiailletei	Syllibol	PIII	Condition	Min	Max	Oilit
Serial clock cycle time	tscyc	SCK2, SCK3		8 tcp*	_	ns
$SCK \downarrow \; o \; SOT \; delay \; time$	tsLOV	SCK2, SCK3, SOT2, SOT3	Internal shift clock mode output	-80	+80	ns
Valid SIN → SCK ↑	tıvsн	SCK2, SCK3, SIN2, SIN3	pins are C _L = 80 pF + 1 TTL	100	_	ns
$SCK \uparrow \rightarrow Valid SIN hold time$	tsнıх	SCK2, SCK3, SIN2, SIN3		60		ns
Serial clock "H" pulse width	t shsl	SCK2, SCK3		4 tcp		ns
Serial clock "L" pulse width	t slsh	SCK2, SCK3		4 tcp		ns
$SCK \downarrow \; o \; SOT \; delay \; time$	tsLov	SCK2, SCK3, SOT2, SOT3	External shift clock mode out- put pins are		150	ns
Valid SIN → SCK ↑	tıvsн	SCK2, SCK3, SIN2, SIN3	C _L = 80 pF + 1 TTL	60		ns
$SCK\!\!\uparrow o ValidSINholdtime$	t sнıx	SCK2, SCK3, SIN2, SIN3		60		ns

^{*:} Refer to "(1) Clock timing" rating for top (internal operating clock cycle time).

Notes: • AC characteristic in CLK synchronous mode.

• C_L is load capacity value of pins when testing.






(10) Trigger Input Timing

(T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10%, f_{CP} \leq 24 MHz, V_{SS} = AV_{SS} = 0 V)


	Parameter	Symbol	Pin	Condition	Val	lue	Unit
		Syllibol	FIII	Condition	Min	Max	Oilit
	Input pulse width	tтrgн tтrgl	INT8 to INT15, INT9R to INT11R, ADTG	_	5 tcp	_	ns



(11) Timer Related Resource Input Timing

 $(T_A = -40 \, ^{\circ}\text{C to} + 125 \, ^{\circ}\text{C}, \, V_{CC} = 5.0 \, \text{V} \pm 10\%, \, f_{CP} \le 24 \, \text{MHz}, \, V_{SS} = AV_{SS} = 0 \, \text{V})$


Parameter	Symbol	Pin	Condition	Val	Unit	
	Syllibol	FIII	Condition	Min	Max	Oilit
Input pulse width	tтіwн tтіwL	TIN1, TIN3,IN0, IN1, IN4 to IN7	_	4 tcp	_	ns



(12) Timer Related Resource Output Timing

 $(T_A = -40 \, ^{\circ}\text{C} \text{ to } +125 \, ^{\circ}\text{C}, \, \text{Vcc} = 5.0 \, \text{V} \pm 10\%, \, \text{fcp} \le 24 \, \text{MHz}, \, \text{Vss} = \text{AVss} = 0 \, \text{V})$

Parameter	Symbol	Pin	Condition	Val	ue	Unit
	Syllibol	FIII	Condition	Min	Max	Oilit
CLK $\uparrow \rightarrow T_{OUT}$ change time	t то	TOT1, TOT3, PPG4, PPG6, PPG8 to PPGF	_	30	_	ns




(13) I2C Timing

(Ta = -40 °C to +125 °C, Vcc = AVcc = 5.0 V \pm 10%, fcp \leq 24 MHz, Vss = AVss = 0 V)


Parameter	Symbol	Condition	Standar	d-mode	Fast-m	node*4	Unit
raiametei	Symbol	Condition	Min	Max	Min	Max	Oiiit
SCL clock frequency	fscL		0	100	0	400	kHz
Hold time for (repeated) START condition SDA $\downarrow \to$ SCL \downarrow	t HDSTA	OSTA	4.0		0.6	_	μs
"L" width of the SCL clock	tLOW		4.7	_	1.3	_	μs
"H" width of the SCL clock	t HIGH		4.0	_	0.6	_	μs
Set-up time for a repeated START condition SCL $\uparrow \rightarrow$ SDA \downarrow	t susta	$R = 1.7 \text{ k}\Omega$,	4.7		0.6		μs
Data hold time SCL $\downarrow \rightarrow$ SDA $\downarrow \uparrow$	thddat	C = 50 pF*1	0	3.45*2	0	0.9*3	μs
Data set-up time SDA $\downarrow \uparrow \rightarrow$ SCL \uparrow	tsudat		250*5		100*5	_	ns
Set-up time for STOP condition SCL $\uparrow \rightarrow$ SDA \uparrow	tsusто		4.0		0.6	_	μs
Bus free time between STOP condition and START condition	tвus		4.7	_	1.3		μs

- *1: R,C: Pull-up resistor and load capacitor of the SCL and SDA lines.
- *2: The maximum thddat has to meet at least that the device does not exceed the "L" width (tLow) of the SCL signal.
- *3 : A Fast-mode I²C -bus device can be used in a Standard-mode I²C-bus system, but the requirement t_{SUDAT} ≥ 250 ns must be met.
- *4: For use at over 100 kHz, set the machine clock to at least 6 MHz.
- *5: Refer to ". Note of SDA, SCL set-up time".



Note: The rating of the input data set-up time in the device connected to the bus cannot be satisfied depending on the load capacitance or pull-up resistor.

Be sure to adjust the pull-up resistor of SDA and SCL if the rating of the input data set-up time cannot be satisfied.



5. A/D Converter

 $(T_{\text{A}} = -40~^{\circ}\text{C to } + 125~^{\circ}\text{C},~3.0~\text{V} \leq \text{AVRH},~\text{Vcc} = \text{AVcc} = 5.0~\text{V} \pm 10\%,~\text{fcp} \leq 24~\text{MHz},~\text{Vss} = \text{AVss} = 0~\text{V})$


Parameter	Symbol	Pin	Value			Unit	Remarks
Parameter			Min	Тур	Max	Offic	Remarks
Resolution	_	_	_	_	10	bit	
Total error	_	_	_	_	±3.0	LSB	
Nonlinearity error	_	_	_	_	±2.5	LSB	
Differential nonlinearity error		_	_	_	±1.9	LSB	
Zero reading voltage	Vот	AN0 to AN14	AVss - 1.5	AVss + 0.5	AVss + 2.5	٧	
Full scale reading voltage	V _{FST}	AN0 to AN14	AVRH – 3.5	AVRH – 1.5	AVRH + 0.5	٧	
Compare time	_	_	1.0		16500	μs	4.5 V ≤ AVcc ≤ 5.5 V
Compare time			2.0				4.0 V ≤ AVcc < 4.5 V
Sampling time	_	_	0.5		∞	μs	4.5 V ≤ AVcc ≤ 5.5 V
			1.2	_			4.0 V ≤ AVcc < 4.5 V
Analog port input current	lain	AN0 to AN14	- 0.3	_	+ 0.3	μА	
Analog input voltage range	Vain	AN0 to AN14	AVss	_	AVRH	٧	
Reference voltage range		AVRH	AVss + 2.7	_	AVcc	٧	
Power supply current	lΑ	AVcc	_	3.5	7.5	mA	
	Іан	AVcc	_	_	5	μΑ	*
Reference voltage supply current	IR	AVRH	_	600	900	μΑ	
	I _{RH}	AVRH	_	_	5	μΑ	*
Offset between channels	_	AN0 to AN14	_	_	4	LSB	

^{*:} If A/D converter is not operating, a current when CPU is stopped is applicable (Vcc = AVcc = AVRH = 5.0 V).

Notes on A/D Converter Section

. About the external impedance of the analog input and its sampling time

A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision. Therefore to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. Also if the sampling time cannot be sufficient, connect a capacitor of about 0.1 µF to the analog input pin.



Flash memory device

· Relation between External impedance and minimum sampling time (MB90F351E(S),MB90F351TE(S),MB90F352E(S),MB90F352TE(S), MB90F356E(S),MB90F356TE(S),MB90F357E(S),MB90F357TE(S)) [External impedance = $0 \text{ k}\Omega$ to $100 \text{ k}\Omega$] [External impedance = $0 \text{ k}\Omega$ to $20 \text{ k}\Omega$] $4.5 \text{ V} \le \text{AV}_{CC} \le 5.5 \text{ V}$ $4.5 \text{ V} \le \text{AV}_{CC} \le 5.5 \text{ V}$ 100 20 90 18 External impedance [kΩ] External impedance [kΩ] 80 16 70 14 60 12 $4.0 \text{ V} \leq \text{AV}_{CC} \leq 4.5 \text{ V}$ $4.0 \text{ V} \leq \text{AV}_{CC} \leq 4.5 \text{ V}$ 50 10 40 8 30 6 20 10 2

00

Minimum sampling time [µs]

• MASK ROM device

0

15

20 Minimum sampling time [µs]

· Relation between External impedance and minimum sampling time (MB90351E(S),MB90351TE(S),MB90352E(S),MB90352TE(S),MB90356E(S), MB90356TE(S),MB90357E(S),MB90357TE(S),MB90V340E-101/102/103/104) [External impedance = $0 \text{ k}\Omega$ to $100 \text{ k}\Omega$] [External impedance = $0 \text{ k}\Omega \text{ to } 20\text{k}\Omega$] $4.5 \text{ V} \leq \text{AV}_{CC} \leq 5.5 \text{ V}$ $4.5 \text{ V} \leq \text{AV}_{CC} \leq 5.5 \text{ V}$ 100 20 90 18 External impedance [k Ω] External impedance [kΩ] 80 16 70 14 60 12 $4.0~\text{V} \leq \text{AV}_{\text{CC}} \leq 4.5~\text{V}$ $4.0 \text{ V} \le \text{AV}_{\text{CC}} \le 4.5 \text{ V}$ 50 10 40 8 30 6 20 4 10 2 00 0 0 20 15 Minimum sampling time [μs] Minimum sampling time [µs]

About the error

Values of relative errors grow larger, as | AVRH - AVss| becomes smaller.

6. Definition of A/D Converter Terms

Resolution : Analog variation that is recognized by an A/D converter.

Non linearity : Deviation between a line across zero-transition line ("00 0000 0000" ← → "00 0000 0001") and full-scale transition line ("11 1111 1110" \leftarrow \rightarrow "11 1111 1111") and actual conversion error


characteristics.

Differential : Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal linearity error

value.

Total error : Difference between an actual value and a theoretical value. A total error includes zero

transition error, full-scale transition error, and linear error.




Total error of digital output "N" =
$$\frac{V_{NT} - \{1 \text{ LSB} \times (N-1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} \text{ [LSB]}$$

$$1 \text{ LSB (Ideal value)} = \frac{AVRH - AV_{SS}}{1024} \text{ [V]}$$

: A/D converter digital output value Vot (Ideal value) = AVss + 0.5 LSB [V] V_{FST} (Ideal value) = AVRH - 1.5 LSB [V]

 V_{NT} : A voltage at which digital output transits from (N-1) H to N_{H} .





7. Flash Memory Program/Erase CharacteristicsDual Operation Flash Memory

Parameter	Canditions	Value			Unit	Domonico	
Parameter	Conditions	Min	Тур	Max	Unit	Remarks	
Sector erase time (4 Kbytes sector)		_	0.2	0.5	s	Excludes programming prior to erasure	
Sector erase time (16 Kbytes sector)	T _A = +25 °C	_	0.5	7.5	S	Excludes programming prior to erasure	
Chip erase time	Vcc = 5.0 V	_	4.6	_	S	Excludes programming prior to erasure	
Word (16-bit width) programming time			64	3600	μs	Except for the overhead time of the system level	
Program/Erase cycle	_	10000	_	_	cycle		
Flash memory Data Retention Time	Average T _A = +85 °C	20	_	_	year	*	


^{*:} Corresponding value comes from the technology reliability evaluation result. (Using Arrhenius equation to translate high temperature measurements test result into normalized value at +85 °C)


■ ORDERING INFORMATION

Part number	Package	Remarks		
MB90F351EPMC				
MB90F351ESPMC				
MB90F351TEPMC				
MB90F351TESPMC	64-pin plastic LQFP FPT-64P-M23	Flash memory products (64 Kbytes)		
MB90F356EPMC	12.0 mm □, 0.65 mm pitch			
MB90F356ESPMC				
MB90F356TEPMC				
MB90F356TESPMC				
MB90F352EPMC				
MB90F352ESPMC				
MB90F352TEPMC				
MB90F352TESPMC	64-pin plastic LQFP FPT-64P-M23	Dual operation		
MB90F357EPMC	12.0 mm □, 0.65 mm pitch	Flash memory products (128 Kbytes)		
MB90F357ESPMC				
MB90F357TEPMC				
MB90F357TESPMC				
MB90351EPMC				
MB90351ESPMC				
MB90351TEPMC				
MB90351TESPMC	64-pin plastic LQFP FPT-64P-M23	MASK ROM products (64 Kbytes)		
MB90356EPMC	12.0 mm , 0.65 mm pitch			
MB90356ESPMC				
MB90356TEPMC				
MB90356TESPMC				
MB90352EPMC				
MB90352ESPMC				
MB90352TEPMC				
MB90352TESPMC	64-pin plastic LQFP	MASK ROM products		
MB90357EPMC	— FPT-64P-M23 12.0 mm □, 0.65 mm pitch	(128 Kbytes)		
MB90357ESPMC				
MB90357TEPMC				
MB90357TESPMC				

Part number	Package	Remarks		
MB90F351EPMC1				
MB90F351ESPMC1				
MB90F351TEPMC1				
MB90F351TESPMC1	64-pin plastic LQFP FPT-64P-M24	Flash memory products		
MB90F356EPMC1	10.0 mm ∏, 0.50 mm pitch	(64 Kbytes)		
MB90F356ESPMC1				
MB90F356TEPMC1				
MB90F356TESPMC1				
MB90F352EPMC1				
MB90F352ESPMC1				
MB90F352TEPMC1				
MB90F352TESPMC1	64-pin plastic LQFP FPT-64P-M24	Dual operation Flash memory products		
MB90F357EPMC1	10.0 mm □, 0.50 mm pitch	(128 Kbytes)		
MB90F357ESPMC1		(120110)		
MB90F357TEPMC1				
MB90F357TESPMC1				
MB90351EPMC1				
MB90351ESPMC1		MASK ROM products (64 Kbytes)		
MB90351TEPMC1				
MB90351TESPMC1	64-pin plastic LQFP FPT-64P-M24			
MB90356EPMC1	10.0 mm □, 0.50 mm pitch			
MB90356ESPMC1				
MB90356TEPMC1				
MB90356TESPMC1				
MB90352EPMC1				
MB90352ESPMC1				
MB90352TEPMC1		MASK ROM products (128 Kbytes)		
MB90352TESPMC1	64-pin plastic LQFP			
MB90357EPMC1	FPT-64P-M24 10.0 mm , 0.50 mm pitch			
MB90357ESPMC1				
MB90357TEPMC1				
MB90357TESPMC1				
MB90V340E-101				
MB90V340E-102	299-pin ceramic PGA	Device for evaluation		
MB90V340E-103	PGA-299C-A01			
MB90V340E-104				


■ PACKAGE DIMENSIONS






Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html

(Continued)





Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html

■ MAIN CHANGES IN THIS EDITION

Page	Section	Change Results	
3	■ FEATURES	Added (only devices 128 Kbytes Flash memory) to Dual operation Flash memory	
9	■ PRODUCT LINEUP 2	Changed ROM in Parameter	
10	(With Clock supervisor function)	Changed Data retention time of Flash Memory (10 years → 20 years)	
40	■ I/O MAP	Changed the row 0079C2H	
80	■ ORDERING INFORMATION	Deleted Dual operation in Remarks column of MB90F351EPMC to MB90F356TESPMC	
81		Deleted Dual operation in Remarks column of MB90F351EPMC1 to MB90F356TESPMC1	

The vertical lines marked in the left side of the page show the changes.

The information for microcontroller supports is shown in the following homepage. http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html

FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited Business Promotion Dept.