

The following document contains information on Cypress products. Although the document is marked with the name "Spansion" and "Fujitsu", the company that originally developed the specification, Cypress will continue to offer these products to new and existing customers.

### **Continuity of Specifications**

There is no change to this document as a result of offering the device as a Cypress product. Any changes that have been made are the result of normal document improvements and are noted in the document history page, where supported. Future revisions will occur when appropriate, and changes will be noted in a document history page.

### **Continuity of Ordering Part Numbers**

Cypress continues to support existing part numbers. To order these products, please use only the Ordering Part Numbers listed in this document.

#### For More Information

Please contact your local sales office for additional information about Cypress products and solutions.

#### **About Cypress**

Cypress (NASDAQ: CY) delivers high-performance, high-quality solutions at the heart of today's most advanced embedded systems, from automotive, industrial and networking platforms to highly interactive consumer and mobile devices. With a broad, differentiated product portfolio that includes NOR flash memories, F-RAM™ and SRAM, Traveo™ microcontrollers, the industry's only PSoC® programmable system-on-chip solutions, analog and PMIC Power Management ICs, CapSense® capacitive touch-sensing controllers, and Wireless BLE Bluetooth® Low-Energy and USB connectivity solutions, Cypress is committed to providing its customers worldwide with consistent innovation, best-in-class support and exceptional system value.

## 8-bit Microcontrollers

## New 8FX MB95560H/570H/580H Series

MB95F562H/F562K/F563H/F563K/F564H/F564K MB95F572H/F572K/F573H/F573K/F574H/F574K MB95F582H/F582K/F583H/F583K/F584H/F584K

### **■ DESCRIPTION**

The MB95560H/570H/580H Series is a series of general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers of this series contain a variety of peripheral resources.

### **■ FEATURES**

• F2MC-8FX CPU core

Instruction set optimized for controllers

- Multiplication and division instructions
- 16-bit arithmetic operations
- · Bit test branch instructions
- Bit manipulation instructions, etc.

Note: F<sup>2</sup>MC is the abbreviation of FUJITSU Flexible Microcontroller.

- Clock (The main oscillation clock and the suboscillation clock are only available on MB95F562H/F562K/ F563H/F563K/F564H/F582H/F582H/F583H/F583K/F584H/F584K.)
  - · Selectable main clock source
    - Main oscillation clock (up to 16.25 MHz, maximum machine clock frequency: 8.125 MHz)
    - External clock (up to 32.5 MHz, maximum machine clock frequency: 16.25 MHz)
    - Main CR clock (4 MHz ± 2%)
      - The main CR clock frequency becomes 8 MHz when the PLL multiplication rate is 2.
      - The main CR clock frequency becomes 10 MHz when the PLL multiplication rate is 2.5.
      - The main CR clock frequency becomes 12 MHz when the PLL multiplication rate is 3.
      - The main CR clock frequency becomes 16 MHz when the PLL multiplication rate is 4.
  - Selectable subclock source
    - Suboscillation clock (32.768 kHz)
    - External clock (32.768 kHz)
    - Sub-CR clock (Typ: 100 kHz, Min: 50 kHz, Max: 150 kHz)
- Timer
  - 8/16-bit composite timer × 2 channels (only one channel on MB95F572H/F572K/F573H/F573K/F574H/F574K/F582H/F582K/F583H/F583K/F584H/F584K)
  - Time-base timer × 1 channel
  - Watch prescaler × 1 channel

(Continued)

FUJITSU SEMICONDUCTOR provides information facilitating product development via the following website. The website contains information useful for customers.

http://edevice.fujitsu.com/micom/en-support/



### (Continued)

- LIN-UART (only available on MB95F562H/F562K/F563H/F563K/F564H/F564K/F582H/F582K/F583H/F583K/F584H/F584K)
  - Full duplex double buffer
  - · Capable of clock synchronous serial data transfer and clock asynchronous serial data transfer
- · External interrupt
  - Interrupt by edge detection (rising edge, falling edge, and both edges can be selected)
  - Can be used to wake up the device from different low power consumption (standby) modes
- 8/10-bit A/D converter

8-bit or 10-bit resolution can be selected.

• Low power consumption (standby) modes

There are four standby modes as follows:

- Stop mode
- Sleep mode
- · Watch mode
- · Time-base timer mode

In standby mode, the device can be made to enter either normal standby mode or deep standby mode.

- I/O port
  - MB95F562H/F563H/F564H (maximum no. of I/O ports: 16)
    - General-purpose I/O ports (CMOS I/O) : 1
    - General-purpose I/O ports (N-ch open drain) : 1
  - MB95F562K/F563K/F564K (maximum no. of I/O ports: 17)
    - General-purpose I/O ports (CMOS I/O) : 15
    - General-purpose I/O ports (N-ch open drain) : 2
  - MB95F572H/F573H/F574H (maximum no. of I/O ports: 4)
    - General-purpose I/O ports (CMOS I/O) : 3
    - General-purpose I/O ports (N-ch open drain) : 1
  - MB95F572K/F573K/F574K (maximum no. of I/O ports: 5)
    - General-purpose I/O ports (CMOS I/O) : 3
  - General-purpose I/O ports (N-ch open drain) : 2
  - MB95F582H/F583H/F584H (maximum no. of I/O ports: 12)
    - General-purpose I/O ports (CMOS I/O) : 11
    - General-purpose I/O ports (N-ch open drain) : 1
  - MB95F582K/F583K/F584K (maximum no. of I/O ports: 13)
     General-purpose I/O ports (CMOS I/O)
     : 11
    - General-purpose I/O ports (N-ch open drain) : 2
- · On-chip debug
  - 1-wire serial control
  - Serial writing supported (asynchronous mode)
- Hardware/software watchdog timer
  - Built-in hardware watchdog timer
  - Built-in software watchdog timer
- Power-on reset

A power-on reset is generated when the power is switched on.

Low-voltage detection reset circuit (only available on MB95F562K/F563K/F564K/F572K/F573K/F574K/F582K/F583K/F584K)

Built-in low-voltage detector

· Clock supervisor counter

Built-in clock supervisor counter function

Dual operation Flash memory

The program/erase operation and the read operation can be executed in different banks (upper bank/lower bank) simultaneously.

· Flash memory security function

Protects the content of the Flash memory.

### **■ PRODUCT LINE-UP**

### • MB95560H Series

Part number	Series									
l dit number	MB95F562H	MB95F563H	MB95F564H	MB95F562K	MB95F563K	MB95F564K				
Parameter										
Туре		Flash memory product								
Clock										
supervisor	It supervises th	e main clock os	scillation.							
counter										
Flash memory	8 Kbyte	12 Kbyte	20 Kbyte	8 Kbyte	12 Kbyte	20 Kbyte				
capacity	o Royte	12 Royle	20 Rbyte	o Royte	12 Royle	20 Noyte				
RAM capacity	240 bytes	240 bytes								
Power-on reset			Y	es						
Low-voltage		No			Yes					
detection reset		NO			163					
Reset input		Dedicated		Selec	cted through sof	tware				
	<ul> <li>Number of base</li> </ul>									
	<ul> <li>Instruction bit</li> </ul>	•	: 8 bits							
	<ul> <li>Instruction le</li> </ul>		: 1 to 3							
		Data bit length : 1, 8 and 16 bits								
	Minimum instruction execution time : 61.5 ns (machine clock frequency = 16.25 MHz) Interrupt processing time : 0.6 µs (machine clock frequency = 16.25 MHz)									
			: 0.6 µs	. `		5.25 MHZ)				
General-	<ul><li>I/O ports (Ma</li><li>CMOS I/O</li></ul>			<ul><li>I/O ports (Ma</li><li>CMOS I/O</li></ul>	ix) : 17 : 15					
purpose I/O		: 15		<ul><li>CNIOS I/O</li><li>N-ch open dr</li></ul>						
	N-ch open dr		. /	•						
Time-base timer			s (external clock	Trequency = 4	IVIDZ)					
Hardware/ software	<ul> <li>Reset genera</li> </ul>		MHz: 105 ms (I	Min)						
			ed as the sourc		ardware watchd	log timer				
	It can be used			C CICCIC OF LITE III	araware waterie	log timer.				
		•		ne selected by a	dedicated relo	ad timer				
	<ul> <li>A wide range of communication speed can be selected by a dedicated reload timer.</li> <li>It has a full duplex double buffer.</li> </ul>									
	<ul> <li>It has a full duplex double build.</li> <li>Both clock synchronous serial data transfer and clock asynchronous serial data transfer are</li> </ul>									
	enabled.									
	<ul> <li>The LIN function can be used as a LIN master or a LIN slave.</li> </ul>									
8/10-bit A/D	6 channels									
converter	8-bit or 10-bit re	esolution can be	e selected.							
	2 channels									
	<ul> <li>The timer car</li> </ul>	n be configured	as an "8-bit time	er × 2 channels"	or a "16-bit time	er × 1 channel".				
8/16-bit	<ul> <li>The timer can be configured as an "8-bit timer × 2 channels" or a "16-bit timer × 1 channel".</li> <li>It has the following functions: interval timer function, PWC function, PWM function and input</li> </ul>									
composite timer	capture function.									
	Count clock: it can be selected from internal clocks (7 types) and external clocks.									
	It can output square wave.									
External	6 channels									
interrupt			The rising edge			n be selected.)				
<u>'</u>	It can be used to wake up the device from the standby mode.									
On-chip debug		1-wire serial control								
	It supports serial writing (asynchronous mode).									

Part number			İ	1	İ			
Part number	MB95F562H	MB95F563H	MB95F564H	MPO	EEEOV	MB95F563K	MB95F564K	
Parameter	WD93F302H	MIDSSESSON	WID93F304F	4H MB95F562K		MD33L303K	WID93F304K	
Watch prescaler	Eight different t	ime intervals ca	an be selecte					
	suspend/eras It has a flag ii Flash security Number of	It supports automatic programming (Embedded Algorithm), and program/erase/erase-suspend/erase-resume commands.  It has a flag indicating the completion of the operation of Embedded Algorithm.  Flash security feature for protecting the content of the Flash memory  Number of program/erase cycles 1000 10000 100000  Data retention time 20 years 10 years 5 years						
Standby mode	Sleep mode, st	op mode, watch	n mode, time-	oase time	er mode			
Package			FPT-	32P-M19 20P-M09 20P-M10	)			

### • MB95570H Series

Part number								_	
Parameter	MB95F572H	MB95F573H	MB95F57	′4H	MB95F	-572K	MB95F573I	<b>(</b>	MB95F574K
Туре			Flash r	memo	rv proc	luct		<u> </u>	
Clock	It supervises th	e main clock os			.,				
Flash memory capacity	8 Kbyte	12 Kbyte	20 Kbyt	te	8 Kk	oyte	12 Kbyte		20 Kbyte
RAM capacity	240 bytes	496 bytes	496 byte	es	240 b	oytes	496 bytes		496 bytes
Power-on reset				Yes	S				
Low-voltage detection reset		No					Yes		
Reset input		Dedicated				Selec	ted through:	soft	ware
CPU functions	<ul> <li>Number of ba</li> <li>Instruction bit</li> <li>Instruction let</li> <li>Data bit lengt</li> <li>Minimum inst</li> <li>Interrupt prod</li> </ul>	ngth th truction execution	: 8 : 1 : 1, on time : 6	bits to 3 b , 8 and 1.5 ns	d 16 bit (mach	ine cloc			
nurnaga I/( )	CMOS I/O	• I/O ports (Max) : 4							
Time-base timer	Interval time: 0.	.256 ms to 8.3 s	s (external o	clock f	requer	ncy = 4 I	MHz)		
software watchdog timer	Main oscilla  The sub-CR	Reset generation cycle  Main oscillation clock at 10 MHz: 105 ms (Min)  The sub-CR clock can be used as the source clock of the hardware watchdog timer.							
	It can be used	to replace 3 byt	es of data.						
LIN-UART	No LIN-UART								
8/10-bit A/D	2 channels								
converter	8-bit or 10-bit re	esolution can be	e selected.						
composite timer	<ul> <li>It has the following</li> </ul>	ion. it can be selecte	interval tim	ner fun	ction, I	PWC fur	nction, PWM	fun	ction and input
External	2 channels								
interrupt		edge detection ( d to wake up the						car	n be selected.)
II In-chin daniid	<ul><li>1-wire serial of the s</li></ul>		nchronous	mode	<del>)</del> ).				
Watch prescaler	Eight different t	ime intervals ca	an be selec	ted.					
	It supports automatic programming (Embedded Algorithm), and program/erase/erase suspend/erase-resume commands.  It has a flag indicating the completion of the operation of Embedded Algorithm.  Flash security feature for protecting the content of the Flash memory  Number of program/erase cycles 1000 10000 100000  Data retention time 20 years 10 years 5 years								
Standby mode	Sleep mode, st	on mode, watch	n mode tim						
Package	oleep mode, St	op mode, water	D	IP-8P PT-8P	-M03	mode			

### • MB95580H Series

Part number										
	MB95F582H	MB95F583H	MB95F584H	MB95F582K	MB95F583K	MB95F584K				
Parameter										
Туре		Flash memory product								
Clock										
'	It supervises th	e main clock os	scillation.							
counter										
Flash memory	8 Kbyte	12 Kbyte	20 Kbyte	8 Kbyte	12 Kbyte	20 Kbyte				
capacity	,	•	·	•	, ,	-				
RAM capacity	240 bytes									
Power-on reset			Y	es						
Low-voltage		No			Yes					
detection reset						-				
Reset input		Dedicated		Selec	cted through sof	tware				
		asic instructions								
	Instruction bit		: 8 bits	h. da a						
	Instruction length : 1 to 3 bytes									
		Data bit length : 1, 8 and 16 bits  Minimum instruction execution time : 61.5 ns (machine clock frequency = 16.25 MHz)								
	• Interrupt processing time : 0.6 µs (machine clock frequency = 16.25 MHz)									
_	• I/O ports (Ma		. σ.σ μο	I/O ports (Ma		······································				
General-	• CMOS I/O	: 11		• CMOS I/O	: 11					
nurnaga I/( )	<ul> <li>N-ch open dr</li> </ul>			<ul> <li>N-ch open dr</li> </ul>						
Time-base timer	Interval time: 0	.256 ms to 8.3 s	s (external clock	frequency = 4	MHz)					
	Reset general		`							
software		•	MHz: 105 ms (	Min)						
watchdog timer	<ul> <li>The sub-CR</li> </ul>	clock can be us	ed as the sourc	e clock of the h	ardware watcho	log timer.				
Wild register	It can be used	to replace 3 byt	es of data.							
	<ul> <li>A wide range</li> </ul>	of communicat	tion speed can l	oe selected by a	a dedicated relo	ad timer.				
	It has a full duplex double buffer.									
LIN-UART	<ul> <li>Both clock synchronous serial data transfer and clock asynchronous serial data transfer are</li> </ul>									
	enabled.  The LIN function can be used as a LIN master or a LIN slave.									
		tion can be use	d as a LIN mas	ter or a LIN slav	e.					
8/10-bit A/D	5 channels									
converter	8-bit or 10-bit re	esolution can be	e selected.							
	1 channel									
0/40 5:4		-		er × 2 channels'						
		• It has the following functions: interval timer function, PWC function, PWM function and input								
composite timer	capture function.									
	Count clock: it can be selected from internal clocks (7 types) and external clocks.  It can output square wave.									
	6 channels									
External		dae detection (	The rising edge	, falling edge, o	r hoth edges ca	in he selected )				
interrupt		- '		ne standby mod	•	50 50100100.)				
	1-wire serial			12 010.100						
On-chip debug	It supports serial writing (asynchronous mode).									
	1 111 2113 00	3 ()		,		(Continued)				

5 1			İ					1		
Part number										
	MB95F582H	MB95F583H	MB95F58	4H	MB95	F582K	MB9	95F583K	MB95F584K	
Parameter										
Watch prescaler	Eight different t	ime intervals ca	an be selec	ted.						
	suspend/eras  It has a flag ii  Flash security	suspend/erase-resume commands.				on of the operation of Embedded Algorithm. the content of the Flash memory  1000 10000 100000				
					/ears	10 yea	115	5 years		
Standby mode	Sleep mode, st	op mode, watch	n mode, tim	e-ba	se time	er mode				
			LC	C-32	2P-M19	1				
Package FPT-16P-M08										
			FP	T-16	P-M23					

### ■ PACKAGES AND CORRESPONDING PRODUCTS

### • MB95560H Series

Part number Package	MB95F562H	MB95F562K	MB95F563H	MB95F563K	MB95F564H	MB95F564K
LCC-32P-M19	0	0	0	0	0	0
FPT-20P-M09	О	О	О	О	О	0
FPT-20P-M10	О	О	О	О	О	0
FPT-16P-M08	Х	Х	Х	Х	Х	Х
FPT-16P-M23	Х	Х	Х	Х	Х	Х
DIP-8P-M03	Х	Х	Х	Х	Х	Х
FPT-8P-M08	Х	Х	Х	Х	Х	Х

### • MB95570H Series

Part number Package	MB95F572H	MB95F572K	MB95F573H	MB95F573K	MB95F574H	MB95F574K
LCC-32P-M19	Х	Х	Х	Х	Х	Х
FPT-20P-M09	Х	Х	Х	Х	Х	Х
FPT-20P-M10	Х	Х	Х	Х	Х	Х
FPT-16P-M08	Х	Х	Х	Х	Х	Х
FPT-16P-M23	Х	Х	Х	Х	Х	Х
DIP-8P-M03	О	О	0	О	О	0
FPT-8P-M08	О	0	0	0	0	0

### • MB95580H Series

Part number						
	MB95F582H	MB95F582K	MB95F583H	MB95F583K	MB95F584H	MB95F584K
Package						
LCC-32P-M19	О	О	О	О	О	О
FPT-20P-M09	Х	X	X	Х	Х	Х
FPT-20P-M10	Х	Х	Х	Х	Х	Х
FPT-16P-M08	О	О	О	О	О	0
FPT-16P-M23	О	О	О	О	О	0
DIP-8P-M03	Х	Х	Х	Х	Х	Х
FPT-8P-M08	Х	X	Х	Х	Х	Х

O: Available X: Unavailable

### ■ DIFFERENCES AMONG PRODUCTS AND NOTES ON PRODUCT SELECTION

### • Current consumption

When using the on-chip debug function, take account of the current consumption of Flash memory program/ erase.

For details of current consumption, see "■ ELECTRICAL CHARACTERISTICS".

#### Package

For details of information on each package, see "■ PACKAGES AND CORRESPONDING PRODUCTS" and "■ PACKAGE DIMENSION".


### · Operating voltage


The operating voltage varies, depending on whether the on-chip debug function is used or not. For details of the operating voltage, see "■ ELECTRICAL CHARACTERISTICS".

### • On-chip debug function

The on-chip debug function requires that Vcc, Vss and one serial wire be connected to an evaluation tool. For details of the connection method, refer to "CHAPTER 21 EXAMPLE OF SERIAL PROGRAMMING CONNECTION" in "New 8FX MB95560H/570H/580H Series Hardware Manual".

### **■ PIN ASSIGNMENT**





### ■ PIN FUNCTIONS (MB95560H Series, 32 pins)

Pin no.	Pin name	I/O circuit type*	Function
1	PF1	- В	General-purpose I/O port
'	X1	]	Main clock I/O oscillation pin
2	PF0	- B	General-purpose I/O port
	X0	]	Main clock input oscillation pin
3	Vss	_	Power supply pin (GND)
4	PG2	С	General-purpose I/O port
4	X1A	] ~	Subclock I/O oscillation pin
E	PG1	- C	General-purpose I/O port
5	X0A		Subclock input oscillation pin
6	Vcc	_	Power supply pin
7	С	_	Decoupling capacitor connection pin
	PF2		General-purpose I/O port
8	RST	A	Reset pin Dedicated reset pin on MB95F562H/F563H/F564H
9	P63	E	General-purpose I/O port High-current pin
	TO11		8/16-bit composite timer ch. 1 output pin
10	P62	Е	General-purpose I/O port High-current pin
	TO10	1	8/16-bit composite timer ch. 1 output pin
11			
12	NC		It is an internally connected him. Always leave it unconnected
13	INC		It is an internally connected pin. Always leave it unconnected.
14			
15	P00	D	General-purpose I/O port High-current pin
	AN00		A/D converter analog input pin
16	P64	Е	General-purpose I/O port High-current pin
İ	EC1	1	8/16-bit composite timer ch. 1 clock input pin
17	P01	D	General-purpose I/O port High-current pin
	AN01	1	A/D converter analog input pin
	P02		General-purpose I/O port High-current pin
18	INT02	D	External interrupt input pin
	AN02	1	A/D converter analog input pin
	SCK	1	LIN-UART clock I/O pin
		•	1

(Continued Pin no.	Pin name	I/O circuit type*	Function
	P03		General-purpose I/O port High-current pin
19	INT03	D	External interrupt input pin
Ī	AN03		A/D converter analog input pin
	SOT		LIN-UART data output pin
	P04		General-purpose I/O port
Ī	INT04		External interrupt input pin
20	AN04	D	A/D converter analog input pin
Ī	SIN		LIN-UART data input pin
Ī	EC0		8/16-bit composite timer ch. 0 clock input pin
	P05		General-purpose I/O port High-current pin
21	INT05	D	External interrupt input pin
	AN05		A/D converter analog input pin
Ī	TO00		8/16-bit composite timer ch. 0 output pin
	P06	_	General-purpose I/O port High-current pin
22	INT06	E	External interrupt input pin
Ī	TO01		8/16-bit composite timer ch. 0 output pin
	P12		General-purpose I/O port
23	EC0	F	8/16-bit composite timer ch. 0 clock input pin
Ī	DBG		DBG input pin
24	P07	Е	General-purpose I/O port High-current pin
Ī	INT07		External interrupt input pin
25			
26			
27			
28	NC		It is an internally connected him. Always leave it unconnected
29	INC		It is an internally connected pin. Always leave it unconnected.
30			
31			
32			

<sup>\*:</sup> For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

### ■ PIN FUNCTIONS (MB95560H Series, 20 pins)

Pin no.	Pin name	I/O circuit type*	Function
1	PF0	В	General-purpose I/O port
'	X0		Main clock input oscillation pin
2	PF1	В	General-purpose I/O port
	X1		Main clock I/O oscillation pin
3	Vss	_	Power supply pin (GND)
4	PG2	С	General-purpose I/O port
7	X1A		Subclock I/O oscillation pin
5	PG1	С	General-purpose I/O port
3	X0A		Subclock input oscillation pin
6	Vcc	_	Power supply pin
7	С	_	Decoupling capacitor connection pin
	PF2		General-purpose I/O port
8	RST	A	Reset pin Dedicated reset pin on MB95F562H/F563H/F564H
9	P62	E	General-purpose I/O port High-current pin
	TO10		8/16-bit composite timer ch. 1 output pin
10	P63	Е	General-purpose I/O port High-current pin
	TO11		8/16-bit composite timer ch. 1 output pin
11	P64	Е	General-purpose I/O port High-current pin
	EC1		8/16-bit composite timer ch. 1 clock input pin
12	P00	D	General-purpose I/O port High-current pin
	AN00		A/D converter analog input pin
13	P01	D	General-purpose I/O port High-current pin
	AN01		A/D converter analog input pin
	P02		General-purpose I/O port High-current pin
14	INT02	D	External interrupt input pin
	AN02		A/D converter analog input pin
	SCK		LIN-UART clock I/O pin
	P03		General-purpose I/O port High-current pin
15	INT03	D	External interrupt input pin
	AN03	7	A/D converter analog input pin
	SOT		LIN-UART data output pin

Pin no.	Pin name	I/O circuit type*	Function
	P04		General-purpose I/O port
Î	INT04		External interrupt input pin
16	AN04	D	A/D converter analog input pin
Î	SIN	]	LIN-UART data input pin
Î	EC0	]	8/16-bit composite timer ch. 0 clock input pin
	P05		General-purpose I/O port High-current pin
17	INT05	D	External interrupt input pin
Î	AN05		A/D converter analog input pin
Î	TO00		8/16-bit composite timer ch. 0 output pin
10	P06	_	General-purpose I/O port High-current pin
18	INT06	E	External interrupt input pin
İ	TO01		8/16-bit composite timer ch. 0 output pin
19	P07	E	General-purpose I/O port High-current pin
	INT07	1	External interrupt input pin
	P12		General-purpose I/O port
20	EC0	F	8/16-bit composite timer ch. 0 clock input pin
	DBG		DBG input pin

<sup>\*:</sup> For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

### ■ PIN FUNCTIONS (MB95570H Series, 8 pins)

Pin no.	Pin name	I/O circuit type*	Function			
1	Vss	_	Power supply pin (GND)			
2	Vcc	_	Power supply pin			
3	С	_	Decoupling capacitor connection pin			
	PF2		General-purpose I/O port			
4	RST	A	Reset pin Dedicated reset pin on MB95F572H/F573H/F574H			
	P04		General-purpose I/O port			
5	INT04	D	External interrupt input pin			
)	AN04	٦ ٦	A/D converter analog input pin			
	EC0		8/16-bit composite timer ch. 0 clock input pin			
	P05	_	General-purpose I/O port High-current pin			
6	AN05	D	A/D converter analog input pin			
	TO00		8/16-bit composite timer ch. 0 output pin			
_	P06		General-purpose I/O port High-current pin			
7	INT06	E	External interrupt input pin			
	TO01		8/16-bit composite timer ch. 0 output pin			
	P12		General-purpose I/O port			
8	EC0	F	8/16-bit composite timer ch. 0 clock input pin			
	DBG		DBG input pin			

<sup>\*:</sup> For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

### ■ PIN FUNCTIONS (MB95580H Series, 32 pins)

Pin no.	Pin name	I/O circuit type*	Function		
4	PF1		General-purpose I/O port		
1 1	X1	В	Main clock I/O oscillation pin		
2	PF0	В	General-purpose I/O port		
2	X0	7 P	Main clock input oscillation pin		
3	Vss	_	Power supply pin (GND)		
4	PG2	С	General-purpose I/O port		
4	X1A	7	Subclock I/O oscillation pin		
F	PG1	С	General-purpose I/O port		
5	X0A	7	Subclock input oscillation pin		
6	Vcc	_	Power supply pin		
7	С	_	Decoupling capacitor connection pin		
	PF2		General-purpose I/O port		
8	8 RST		Reset pin Dedicated reset pin on MB95F582H/F583H/F584H		
9					
10					
11					
12	NC		It is an internally connected pin. Always leave it unconnected.		
13	140		It is an internally connected pin. Always leave it unconnected.		
14					
15					
16					
17	P01	D	General-purpose I/O port High-current pin		
	AN01		A/D converter analog input pin		
	P02		General-purpose I/O port High-current pin		
18	INT02	D	External interrupt input pin		
	AN02		A/D converter analog input pin		
<b> </b>	SCK		LIN-UART clock I/O pin		
19	P03		General-purpose I/O port High-current pin		
	INT03	D	External interrupt input pin		
<b> </b>	AN03		A/D converter analog input pin		
	SOT		LIN-UART data output pin		

Pin no.	Pin name	I/O circuit type*	Function
	P04		General-purpose I/O port
•	INT04		External interrupt input pin
20	AN04	D	A/D converter analog input pin
	SIN		LIN-UART data input pin
•	EC0		8/16-bit composite timer ch. 0 clock input pin
	P05		General-purpose I/O port High-current pin
21	INT05	D	External interrupt input pin
•	AN05		A/D converter analog input pin
•	TO00		8/16-bit composite timer ch. 0 output pin
	P06	_	General-purpose I/O port High-current pin
22	INT06	E	External interrupt input pin
	TO01	1	8/16-bit composite timer ch. 0 output pin
	P12		General-purpose I/O port
23	EC0	F	8/16-bit composite timer ch. 0 clock input pin
•	DBG		DBG input pin
24	P07	Е	General-purpose I/O port High-current pin
•	INT07		External interrupt input pin
25			
26			
27	NC NC		
28			It is an internally connected pin. Always leave it unconnected.
29		NC — It is an interna	it is an internally confidence plin. Always leave it unconfidenced.
30			
31			
32			

<sup>\*:</sup> For the I/O circuit types, see "■ I/O CIRCUIT TYPE".


### ■ PIN FUNCTIONS (MB95580H Series, 16 pins)


Pin no.	Pin name	I/O circuit type*	Function				
4	PF0	В	General-purpose I/O port				
1 1	X0	В	Main clock input oscillation pin				
2	PF1	В	General-purpose I/O port				
_	X1		Main clock I/O oscillation pin				
3	Vss	_	Power supply pin (GND)				
4	PG2	С	General-purpose I/O port				
7	X1A		Subclock I/O oscillation pin				
5	PG1	С	General-purpose I/O port				
3	X0A		Subclock input oscillation pin				
6	Vcc	_	Power supply pin				
	PF2		General-purpose I/O port				
7	RST	A	Reset pin Dedicated reset pin on MB95F582H/F583H/F584H				
8	С	_	Decoupling capacitor connection pin				
	P02		General-purpose I/O port High-current pin				
9	INT02	D	External interrupt input pin				
Ī	AN02		A/D converter analog input pin				
Ī	SCK		LIN-UART clock I/O pin				
10	P01	D	General-purpose I/O port High-current pin				
	AN01		A/D converter analog input pin				
	P03		General-purpose I/O port High-current pin				
11	INT03	D	External interrupt input pin				
Ī	AN03		A/D converter analog input pin				
Ī	SOT		LIN-UART data output pin				
	P04		General-purpose I/O port				
	INT04		External interrupt input pin				
12	AN04	D	A/D converter analog input pin				
	SIN		LIN-UART data input pin				
	EC0		8/16-bit composite timer ch. 0 clock input pin				

Pin no.	Pin name	I/O circuit type*	Function
	P05		General-purpose I/O port High-current pin
13	INT05	D	External interrupt input pin
	AN05		A/D converter analog input pin
1	TO00		8/16-bit composite timer ch. 0 output pin
	P06	F	General-purpose I/O port High-current pin
14	INT06	E	External interrupt input pin
	TO01		8/16-bit composite timer ch. 0 output pin
15	P07	Е	General-purpose I/O port High-current pin
	INT07		External interrupt input pin
16	P12		General-purpose I/O port
	EC0	F	8/16-bit composite timer ch. 0 clock input pin
	DBG		DBG input pin

<sup>\*:</sup> For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

### **■ I/O CIRCUIT TYPE**





#### **■ HANDLING PRECAUTIONS**

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your FUJITSU SEMICONDUCTOR semiconductor devices.

### 1. Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

### Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

### • Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

### • Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

#### (1) Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

### (2) Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device.

Therefore, avoid this type of connection.

### (3) Handling of Unused Input Pins

DS702-00010-5v0-E

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

23

### • Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- (1) Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- (2) Be sure that abnormal current flows do not occur during the power-on sequence.

#### • Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

### • Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

### • Precautions Related to Usage of Devices

FUJITSU SEMICONDUCTOR semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

### 2. Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under FUJITSU SEMICONDUCTOR's recommended conditions. For detailed information about mount conditions, contact your sales representative.

### • Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to FUJITSU SEMICONDUCTOR recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

### Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. FUJITSU SEMICONDUCTOR recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with FUJITSU SEMICONDUCTOR ranking of recommended conditions.

### Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

#### • Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- (1) Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- (2) Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5 °C and 30 °C.

  When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- (3) When necessary, FUJITSU SEMICONDUCTOR packages semiconductor devices in highly moistureresistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- (4) Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

### Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the FUJITSU SEMICONDUCTOR recommended conditions for baking.

Condition: 125 °C/24 h

### Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- (1) Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- (2) Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- (3) Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1  $M\Omega$ ). Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize
- shock loads is recommended.

  (4) Ground all fixtures and instruments, or protect with anti-static measures.
- (5) Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

### 3. Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

(1) Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

(2) Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

(3) Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

(4) Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

(5) Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of FUJITSU SEMICONDUCTOR products in other special environmental conditions should consult with sales representatives.

Please check the latest handling precautions at the following URL. http://edevice.fujitsu.com/fj/handling-e.pdf

#### ■ NOTES ON DEVICE HANDLING

### · Preventing latch-ups

When using the device, ensure that the voltage applied does not exceed the maximum voltage rating. In a CMOS IC, if a voltage higher than  $V_{CC}$  or a voltage lower than  $V_{SS}$  is applied to an input/output pin that is neither a medium-withstand voltage pin nor a high-withstand voltage pin, or if a voltage out of the rating range of power supply voltage mentioned in "1. Absolute Maximum Ratings" of "ELECTRICAL CHARACTERISTICS" is applied to the  $V_{CC}$  pin or the  $V_{SS}$  pin, a latch-up may occur.

When a latch-up occurs, power supply current increases significantly, which may cause a component to be thermally destroyed.

### · Stabilizing supply voltage

Supply voltage must be stabilized.

A malfunction may occur when power supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the Vcc power supply voltage.

As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in Vcc ripple (p-p value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the standard Vcc value, and the transient fluctuation rate does not exceed 0.1 V/ms at a momentary fluctuation such as switching the power supply.

### Notes on using the external clock

When an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from subclock mode or stop mode.

#### **■ PIN CONNECTION**

### · Treatment of unused pins

If an unused input pin is left unconnected, a component may be permanently damaged due to malfunctions or latch-ups. Always pull up or pull down an unused input pin through a resistor of at least 2 k $\Omega$ . Set an unused input/output pin to the output state and leave it unconnected, or set it to the input state and treat it the same as an unused input pin. If there is an unused output pin, leave it unconnected.

#### Power supply pins

To reduce unnecessary electro-magnetic emission, prevent malfunctions of strobe signals due to an increase in the ground level, and conform to the total output current standard, always connect the  $V_{\rm CC}$  pin and the  $V_{\rm SS}$  pin to the power supply and ground outside the device. In addition, connect the current supply source to the  $V_{\rm CC}$  pin and the  $V_{\rm SS}$  pin with low impedance.

It is also advisable to connect a ceramic capacitor of approximately 0.1  $\mu$ F as a decoupling capacitor between the V<sub>CC</sub> pin and the V<sub>SS</sub> pin at a location close to this device.

#### • DBG pin

Connect the DBG pin to an external pull-up resistor of 2  $k\Omega$  or above.

After power-on, ensure that the DBG pin does not stay at "L" level until the reset output is released.

The DBG pin becomes a communication pin in debug mode. Since the actual pull-up resistance depends on the tool used and the interconnection length, refer to the tool document when selecting a pull-up resistor.

### • RST pin


Connect the  $\overline{RST}$  pin to an external pull-up resistor of 2 k $\Omega$  or above.

To prevent the device from unintentionally entering the reset mode due to noise, minimize the interconnection length between a pull-up resistor and the  $\overline{RST}$  pin and that between a pull-up resistor and the Vcc pin when designing the layout of the printed circuit board.


The PF2/RST pin functions as the reset input/output pin after power-on. In addition, the reset output of the PF2/RST pin can be enabled by the RSTOE bit in the SYSC register, and the reset input function and the general purpose I/O function can be selected by the RSTEN bit in the SYSC register.

### • C pin


Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The decoupling capacitor for the Vcc pin must have a capacitance equal to or larger than the capacitance of Cs. For the connection to a decoupling capacitor Cs, see the diagram below. To prevent the device from unintentionally entering a mode to which the device is not set to transit due to noise, minimize the distance between the C pin and Cs and the distance between Cs and the Vss pin when designing the layout of a printed circuit board.




### ■ BLOCK DIAGRAM (MB95560H Series)



### ■ BLOCK DIAGRAM (MB95570H Series)



### ■ BLOCK DIAGRAM (MB95580H Series)



### **■ CPU CORE**

• Memory space

The memory space of the MB95560H/570H/580H Series is 64 Kbyte in size, and consists of an I/O area, a data area, and a program area. The memory space includes areas intended for specific purposes such as general-purpose registers and a vector table. The memory maps of the MB95560H/570H/580H Series are shown below.

· Memory maps

MB95F562H/F562K/F572H/ F572K/F582H/F582K			95F563H/F563K/F573H/ F573K/F583H/F583K	MB95F564H/F564K/F574H/ F574K/F584H/F584K		
0180н — 0F80н — 1000н —	I/O area  Access prohibited RAM 240 bytes Register  Access prohibited  Extension I/O area  Access prohibited	0000H 0080H 0090H 0100H 0200H 0280H 00780H 0	I/O area  Access prohibited RAM 496 bytes Register  Access prohibited Extension I/O area  Access prohibited	0000H 0080H 0090H 0100H 0200H 0280H 01000H 01000H 01000H 01000H 01000H 01000H 01000H 01000H 01000H 01000H 01000H 01000H 010000H	I/O area  Access prohibited RAM 496 bytes Register  Access prohibited Extension I/O area  Access prohibited	
С000н	Flash 4 Kbyte  Access prohibited	С000н - Е000н -	Flash 4 Kbyte  Access prohibited	БОООН	Flash 20 Kbyte	
F000H FFFFH	Flash 4 Kbyte	FFFF	Flash 8 Kbyte	FFFF <sub>H</sub>		

### ■ I/O MAP (MB95560H Series)

Address	Register abbreviation	Register name	R/W	Initial value
0000н	PDR0	Port 0 data register	R/W	0000000в
0001н	DDR0	Port 0 direction register	R/W	0000000в
0002н	PDR1	Port 1 data register	R/W	0000000в
0003н	DDR1	Port 1 direction register	R/W	0000000в
0004н	_	(Disabled)	_	_
0005н	WATR	Oscillation stabilization wait time setting register	R/W	11111111в
0006н	PLLC	PLL control register	R/W	000Х0000в
0007н	SYCC	System clock control register	R/W	ХХХ11011в
0008н	STBC	Standby control register	R/W	0000000В
0009н	RSRR	Reset source register	R/W	000XXXXXв
000Ан	TBTC	Time-base timer control register	R/W	0000000В
000Вн	WPCR	Watch prescaler control register	R/W	0000000В
000Сн	WDTC	Watchdog timer control register	R/W	00XX0000 <sub>B</sub>
000Дн	SYCC2	System clock control register 2	R/W	XXXX0011 <sub>B</sub>
000Ен	STBC2	Standby control register 2	R/W	0000000В
000Fн to 0015н	_	(Disabled)	_	_
0016н	PDR6	Port 6 data register	R/W	0000000в
0017н	DDR6	Port 6 direction register	R/W	0000000
0018н to 0027н	_	(Disabled)	_	_
0028н	PDRF	Port F data register	R/W	0000000В
0029н	DDRF	Port F direction register	R/W	0000000в
002Ан	PDRG	Port G data register	R/W	0000000в
002Вн	DDRG	Port G direction register	R/W	0000000в
002Сн	PUL0	Port 0 pull-up register	R/W	0000000в
002Dн to 0032н	_	(Disabled)	_	_
0033н	PUL6	Port 6 pull-up register	R/W	0000000в
0034н	_	(Disabled)	1_	_
0035н	PULG	Port G pull-up register	R/W	0000000в
0036н	T01CR1	8/16-bit composite timer 01 status control register 1	R/W	0000000В
0037н	T00CR1	8/16-bit composite timer 00 status control register 1	R/W	0000000В
0038н	T11CR1	8/16-bit composite timer 11 status control register 1	R/W	0000000В
0039н	T10CR1	8/16-bit composite timer 10 status control register 1	R/W	0000000в
003Ан to	_	(Disabled)	-	_
0048н				

Address	Register abbreviation	Register name	R/W	Initial value
0049н	EIC10	External interrupt circuit control register ch. 2/ch. 3	R/W	0000000В
004Ан	EIC20	External interrupt circuit control register ch. 4/ch. 5	R/W	0000000В
004Вн	EIC30	External interrupt circuit control register ch. 6/ch. 7	R/W	0000000В
004Сн, 004Dн	_	(Disabled)	_	_
004Ен	LVDR	LVDR reset voltage selection ID register	R/W	0000000В
004Fн	_	(Disabled)	_	_
0050н	SCR	LIN-UART serial control register	R/W	0000000в
0051н	SMR	LIN-UART serial mode register	R/W	0000000В
0052н	SSR	LIN-UART serial status register	R/W	00001000в
0050	RDR	LIN-UART receive data register	R/W	0000000В
0053н	TDR	LIN-UART transmit data register	R/W	00000000в
0054н	ESCR	LIN-UART extended status control register	R/W	00000100в
0055н	ECCR	LIN-UART extended communication control register	R/W	000000XXB
0056н to 006Вн	_	(Disabled)	_	_
006Сн	ADC1	8/10-bit A/D converter control register 1	R/W	0000000в
006Dн	ADC2	8/10-bit A/D converter control register 2	R/W	00000000в
006Ен	ADDH	8/10-bit A/D converter data register (upper)	R/W	0000000В
006Fн	ADDL	8/10-bit A/D converter data register (lower)	R/W	0000000В
0070н	_	(Disabled)	_	_
0071н	FSR2	Flash memory status register 2	R/W	00000000в
0072н	FSR	Flash memory status register	R/W	000Х0000в
0073н	SWRE0	Flash memory sector write control register 0	R/W	00000000в
0074н	FSR3	Flash memory status register 3	R	000XXXXXв
0075н	FSR4	Flash memory status register 4	R/W	00000000в
0076н	WREN	Wild register address compare enable register	R/W	00000000в
0077н	WROR	Wild register data test setting register	R/W	00000000в
0078н	_	Mirror of register bank pointer (RP) and direct bank pointer (DP)	_	_
0079н	ILR0	Interrupt level setting register 0	R/W	111111111
007Ан	ILR1	Interrupt level setting register 1	R/W	111111111
007Вн	ILR2	Interrupt level setting register 2	R/W	111111111
007Сн	ILR3	Interrupt level setting register 3	R/W	111111111
007Dн	ILR4	Interrupt level setting register 4	R/W	111111111
007Ен	ILR5	Interrupt level setting register 5	R/W	111111111
007Fн	_	(Disabled)	<del> </del>	_
0F80н	WRARH0	Wild register address setting register (upper) ch. 0	R/W	00000000в
0F81н	WRARL0	Wild register address setting register (lower) ch. 0	R/W	0000000
0F82н	WRDR0	Wild register data setting register ch. 0	R/W	00000000в



Address	Register abbreviation	Register name	R/W	Initial value
0F83н	WRARH1	Wild register address setting register (upper) ch. 1	R/W	00000000в
0F84н	WRARL1	Wild register address setting register (lower) ch. 1	R/W	00000000В
0F85н	WRDR1	Wild register data setting register ch. 1	R/W	00000000в
0F86н	WRARH2	Wild register address setting register (upper) ch. 2	R/W	00000000в
0F87н	WRARL2	Wild register address setting register (lower) ch. 2	R/W	00000000в
0F88н	WRDR2	Wild register data setting register ch. 2	R/W	00000000в
0F89н to 0F91н	_	(Disabled)	_	_
0F92н	T01CR0	8/16-bit composite timer 01 status control register 0	R/W	0000000В
0F93н	T00CR0	8/16-bit composite timer 00 status control register 0	R/W	0000000В
0F94н	T01DR	8/16-bit composite timer 01 data register	R/W	0000000В
0F95н	T00DR	8/16-bit composite timer 00 data register	R/W	0000000В
0F96н	TMCR0	8/16-bit composite timer 00/01 timer mode control register	R/W	0000000В
0F97н	T11CR0	8/16-bit composite timer 11 status control register 0	R/W	0000000В
0F98н	T10CR0	8/16-bit composite timer 10 status control register 0	R/W	0000000В
0F99н	T11DR	8/16-bit composite timer 11 data register	R/W	0000000В
0F9Ан	T10DR	8/16-bit composite timer 10 data register	R/W	0000000В
0F9Вн	TMCR1	8/16-bit composite timer 10/11 timer mode control register	R/W	0000000В
0F9Сн to 0FBВн	_	(Disabled)	_	
0FBCн	BGR1	LIN-UART baud rate generator register 1	R/W	00000000в
0FBDн	BGR0	LIN-UART baud rate generator register 0	R/W	00000000В
0FBEн to 0FC2н	_	(Disabled)	_	_
0FС3н	AIDRL	A/D input disable register (lower)	R/W	0000000в
0FC4н to 0FE3н	_	(Disabled)	_	_
0FE4н	CRTH	Main CR clock trimming register (upper)	R/W	000XXXXXB
0FE5н	CRTL	Main CR clock trimming register (lower)	R/W	000XXXXXB
0FE6н	_	(Disabled)	1 —	_
0FE7н	CRTDA	Main CR clock temperature dependent adjustment register	R/W	000XXXXXB
0FE8н	SYSC	System configuration register	R/W	11000011в
0FE9н	CMCR	Clock monitoring control register	R/W	0000000В
0FEAн	CMDR	Clock monitoring data register	R	0000000В

#### (Continued)

Address	Register abbreviation	Register name	R/W	Initial value
0FEBн	WDTH	Watchdog timer selection ID register (upper)	R	XXXXXXXXB
0FECн	WDTL	Watchdog timer selection ID register (lower)	R	XXXXXXXXB
0FEDн to 0FFFн	_	(Disabled)	_	_

R/W access symbols

R/W : Readable / Writable

R : Read only

• Initial value symbols

The initial value of this bit is "0".The initial value of this bit is "1".

X : The initial value of this bit is undefined.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.

### ■ I/O MAP (MB95570H Series)

Address	Register abbreviation	Register name	R/W	Initial value
0000н	PDR0	Port 0 data register	R/W	0000000В
0001н	DDR0	Port 0 direction register	R/W	0000000В
0002н	PDR1	Port 1 data register	R/W	00000000в
0003н	DDR1	Port 1 direction register	R/W	0000000В
0004н	_	(Disabled)		_
0005н	WATR	Oscillation stabilization wait time setting register	R/W	11111111в
0006н	PLLC	PLL control register	R/W	000Х0000в
0007н	SYCC	System clock control register	R/W	ХХХ11011в
0008н	STBC	Standby control register	R/W	00000000в
0009н	RSRR	Reset source register	R/W	000XXXXXB
000Ан	TBTC	Time-base timer control register	R/W	00000000в
000Вн	WPCR	Watch prescaler control register	R/W	00000000в
000Сн	WDTC	Watchdog timer control register	R/W	00ХХ0000в
000Дн	SYCC2	System clock control register 2	R/W	ХХХХ0011в
000Ен	STBC2	Standby control register 2	R/W	00000000В
000Fн to 0027н	_	(Disabled)	_	_
0028н	PDRF	Port F data register	R/W	00000000в
0029н	DDRF	Port F direction register	R/W	00000000В
002Ан, 002Вн	_	(Disabled)	_	_
002Сн	PUL0	Port 0 pull-up register	R/W	0000000в
002Dн to 0035н	_	(Disabled)	_	_
0036н	T01CR1	8/16-bit composite timer 01 status control register 1	R/W	00000000В
0037н	T00CR1	8/16-bit composite timer 00 status control register 1	R/W	00000000В
0038н to 0049н	_	(Disabled)	_	_
004Ан	EIC20	External interrupt circuit control register ch. 4/ch. 5	R/W	0000000в
004Вн	EIC30	External interrupt circuit control register ch. 6/ch. 7	R/W	00000000в
004Сн, 004Dн	_	(Disabled)	_	_
004Ен	LVDR	LVDR reset voltage selection ID register	R/W	0000000В
004Fн to 006Bн	_	(Disabled)		_

Address	Register abbreviation	Register name	R/W	Initial value
006Сн	ADC1	8/10-bit A/D converter control register 1	R/W	0000000В
006Dн	ADC2	8/10-bit A/D converter control register 2	R/W	0000000в
006Ен	ADDH	8/10-bit A/D converter data register (upper)	R/W	0000000в
006Fн	ADDL	8/10-bit A/D converter data register (lower)	R/W	00000000в
0070н	_	(Disabled)	_	_
0071н	FSR2	Flash memory status register 2	R/W	0000000В
0072н	FSR	Flash memory status register	R/W	000Х0000в
0073н	SWRE0	Flash memory sector write control register 0	R/W	0000000в
0074н	FSR3	Flash memory status register 3	R	000XXXXXB
0075н	FSR4	Flash memory status register 4	R/W	00000000в
0076н	WREN	Wild register address compare enable register	R/W	00000000в
0077н	WROR	Wild register data test setting register	R/W	00000000в
0078н	_	Mirror of register bank pointer (RP) and direct bank pointer (DP)	_	_
0079н	ILR0	Interrupt level setting register 0	R/W	11111111в
007Ан	ILR1	Interrupt level setting register 1	R/W	11111111в
007Вн, 007Сн	_	(Disabled)	_	_
007Dн	ILR4	Interrupt level setting register 4	R/W	11111111в
007Ен	ILR5	Interrupt level setting register 5	R/W	11111111в
007Fн	_	(Disabled)	<u> </u>	_
0F80н	WRARH0	Wild register address setting register (upper) ch. 0	R/W	0000000В
0F81н	WRARL0	Wild register address setting register (lower) ch. 0	R/W	0000000В
0F82н	WRDR0	Wild register data setting register ch. 0	R/W	00000000в
0F83н	WRARH1	Wild register address setting register (upper) ch. 1	R/W	00000000В
0F84н	WRARL1	Wild register address setting register (lower) ch. 1	R/W	0000000в
0F85н	WRDR1	Wild register data setting register ch. 1	R/W	0000000В
0F86н	WRARH2	Wild register address setting register (upper) ch. 2	R/W	0000000В
0F87н	WRARL2	Wild register address setting register (lower) ch. 2	R/W	0000000В
0F88н	WRDR2	Wild register data setting register ch. 2	R/W	0000000в
0F89н				
to 0F91⊦	_	(Disabled)	-	_
0F91н 0F92н	T01CR0	8/16-bit composite timer 01 status control register 0	R/W	0000000в
0F92н 0F93н	T00CR0	8/16-bit composite timer 01 status control register 0	R/W	0000000В
0F93н 0F94н	T00CR0	8/16-bit composite timer 01 data register	R/W	0000000В
0F94н 0F95н	T00DR	8/16-bit composite timer 00 data register	R/W	0000000В
0F95н 0F96н	TMCR0	8/16-bit composite timer 00/01 timer mode control register	R/W	0000000В
0F96н 0F97н	TIVICINO	o, to bit composite timer bo/or timer mode control register	17/ / /	OOOOOOOB
to	_	(Disabled)	_	_
0FC2н		, , ,		(Continued)

#### (Continued)

(Commude	7			<u>.</u>
Address	Register abbreviation	Register name	R/W	Initial value
0FС3н	AIDRL	A/D input disable register (lower)	R/W	0000000В
0FC4н to 0FE3н	_	(Disabled)	_	_
0FE4н	CRTH	Main CR clock trimming register (upper)	R/W	000XXXXXB
0FE5н	CRTL	Main CR clock trimming register (lower)	R/W	000XXXXXB
0FE6н	_	(Disabled)		_
0FE7н	CRTDA	Main CR clock temperature dependent adjustment register	R/W	000XXXXXB
0FE8н	SYSC	System configuration register	R/W	11000011в
0FE9н	CMCR	Clock monitoring control register	R/W	0000000В
0FEAн	CMDR	Clock monitoring data register	R	0000000В
0FEBн	WDTH	Watchdog timer selection ID register (upper)	R	XXXXXXX
0FECн	WDTL	Watchdog timer selection ID register (lower)	R	XXXXXXX
0FEDн to 0FFFн	_	(Disabled)	_	_

• R/W access symbols

R/W : Readable / Writable

R : Read only

• Initial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is undefined.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.

### ■ I/O MAP (MB95580H Series)

	Register		<del>1</del>	
Address	abbreviation	Register name	R/W	Initial value
0000н	PDR0	Port 0 data register	R/W	0000000в
0001н	DDR0	Port 0 direction register	R/W	0000000в
0002н	PDR1	Port 1 data register	R/W	0000000в
0003н	DDR1	Port 1 direction register	R/W	0000000В
0004н	1	(Disabled)		_
0005н	WATR	Oscillation stabilization wait time setting register	R/W	11111111в
0006н	PLLC	PLL control register	R/W	000Х0000в
0007н	SYCC	System clock control register	R/W	ХХХ11011в
0008н	STBC	Standby control register	R/W	0000000В
0009н	RSRR	Reset source register	R/W	000XXXXXB
000Ан	TBTC	Time-base timer control register	R/W	0000000в
000Вн	WPCR	Watch prescaler control register	R/W	0000000В
000Сн	WDTC	Watchdog timer control register	R/W	00ХХ0000в
000Дн	SYCC2	System clock control register 2	R/W	XXXX0011в
000Ен	STBC2	Standby control register 2	R/W	00000000в
000Fн				
to	_	(Disabled)	_	_
0027н	DDDE	Dort E data vaciatas	DAM	0000000
0028н	PDRF	Port F direction register	R/W	00000000в
0029н	DDRF	Port F direction register	R/W	00000000в
002Aн	PDRG	Port G data register	R/W	00000000в
002Вн	DDRG	Port G direction register	R/W	00000000в
002Сн	PUL0	Port 0 pull-up register	R/W	0000000в
002Dн to	_	(Disabled)	_	
0034н		(Disabled)		
0035н	PULG	Port G pull-up register	R/W	0000000В
0036н	T01CR1	8/16-bit composite timer 01 status control register 1	R/W	0000000В
0037н	T00CR1	8/16-bit composite timer 00 status control register 1	R/W	0000000В
0038н				
to	_	(Disabled)	_	_
0048н	<b>51040</b>			
0049н	EIC10	External interrupt circuit control register ch. 2/ch. 3	R/W	0000000В
004AH	EIC20	External interrupt circuit control register ch. 4/ch. 5	R/W	00000000в
004Вн	EIC30	External interrupt circuit control register ch. 6/ch. 7	R/W	0000000в
004Сн, 004Dн	_	(Disabled)	_	_
004Ен	LVDR	LVDR reset voltage selection ID register	R/W	0000000В
004Fн	_	(Disabled)		_

Address	Register abbreviation	Register name	R/W	Initial value
0050н	SCR	LIN-UART serial control register	R/W	0000000В
0051н	SMR	LIN-UART serial mode register	R/W	0000000В
0052н	SSR	LIN-UART serial status register	R/W	00001000в
0052	RDR	LIN-UART receive data register	R/W	0000000В
0053н	TDR	LIN-UART transmit data register	R/W	0000000В
0054н	ESCR	LIN-UART extended status control register	R/W	00000100в
0055н	ECCR	LIN-UART extended communication control register	R/W	000000XXB
0056н to 006Вн	_	(Disabled)	_	_
006Сн	ADC1	8/10-bit A/D converter control register 1	R/W	0000000В
006Dн	ADC2	8/10-bit A/D converter control register 2	R/W	0000000В
006Ен	ADDH	8/10-bit A/D converter data register (upper)	R/W	0000000В
006Fн	ADDL	8/10-bit A/D converter data register (lower)	R/W	0000000В
0070н	_	(Disabled)	T —	_
0071н	FSR2	Flash memory status register 2	R/W	0000000В
0072н	FSR	Flash memory status register	R/W	000Х0000в
0073н	SWRE0	Flash memory sector write control register 0	R/W	0000000В
0074н	FSR3	Flash memory status register 3	R	000XXXXXB
0075н	FSR4	Flash memory status register 4	R/W	0000000в
0076н	WREN	Wild register address compare enable register	R/W	0000000В
0077н	WROR	Wild register data test setting register	R/W	0000000В
0078н	_	Mirror of register bank pointer (RP) and direct bank pointer (DP)	_	_
0079н	ILR0	Interrupt level setting register 0	R/W	11111111в
007Ан	ILR1	Interrupt level setting register 1	R/W	111111111в
007Вн	ILR2	Interrupt level setting register 2	R/W	111111111
007Сн	_	(Disabled)	_	_
007Dн	ILR4	Interrupt level setting register 4	R/W	11111111в
007Ен	ILR5	Interrupt level setting register 5	R/W	11111111в
007Fн	_	(Disabled)	_	_
0F80н	WRARH0	Wild register address setting register (upper) ch. 0	R/W	0000000В
0F81н	WRARL0	Wild register address setting register (lower) ch. 0	R/W	0000000В
0F82н	WRDR0	Wild register data setting register ch. 0	R/W	0000000В
0F83н	WRARH1	Wild register address setting register (upper) ch. 1	R/W	0000000В
0F84н	WRARL1	Wild register address setting register (lower) ch. 1	R/W	0000000В
0F85н	WRDR1	Wild register data setting register ch. 1	R/W	0000000В
0F86н	WRARH2	Wild register address setting register (upper) ch. 2	R/W	0000000В
0F87н	WRARL2	Wild register address setting register (lower) ch. 2	R/W	0000000В
0F88н	WRDR2	Wild register data setting register ch. 2	R/W	0000000В

#### (Continued)

Address	Register abbreviation	Register name	R/W	Initial value
0F89н to 0F91н	_	(Disabled)	_	_
0F92н	T01CR0	8/16-bit composite timer 01 status control register 0	R/W	0000000В
0F93н	T00CR0	8/16-bit composite timer 00 status control register 0	R/W	00000000в
0F94н	T01DR	8/16-bit composite timer 01 data register	R/W	0000000В
0F95н	T00DR	8/16-bit composite timer 00 data register	R/W	0000000В
0F96н	TMCR0	8/16-bit composite timer 00/01 timer mode control register	R/W	0000000В
0F97н to 0FBВн	_	(Disabled)	_	_
0FBCн	BGR1	LIN-UART baud rate generator register 1	R/W	0000000в
0FBDн	BGR0	LIN-UART baud rate generator register 0	R/W	0000000В
0FBEн to 0FC2н	_	(Disabled)	_	_
0FС3н	AIDRL	A/D input disable register (lower)	R/W	0000000
0FC4н to 0FE3н	_	(Disabled)		_
0FE4 <sub>H</sub>	CRTH	Main CR clock trimming register (upper)	R/W	000XXXXXB
0FE5н	CRTL	Main CR clock trimming register (lower)	R/W	000XXXXXB
0FE6н	_	(Disabled)	_	_
0FE7н	CRTDA	Main CR clock temperature dependent adjustment register	R/W	000XXXXXB
0FE8н	SYSC	System configuration register	R/W	11000011в
0FE9н	CMCR	Clock monitoring control register	R/W	0000000В
0FEAн	CMDR	Clock monitoring data register	R	0000000В
0FEBн	WDTH	Watchdog timer selection ID register (upper)	R	XXXXXXX
0FECн	WDTL	Watchdog timer selection ID register (lower)	R	XXXXXXXXB
0FEDн to 0FFFн	_	(Disabled)		_

#### • R/W access symbols

R/W : Readable / Writable

R : Read only

#### • Initial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is undefined.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.

### ■ INTERRUPT SOURCE TABLE (MB95560H Series)

		Vector tab	le address		Priority order of
Interrupt source	Interrupt request number	Upper	Lower	Bit name of interrupt level setting register	interrupt sources of the same level (occurring simultaneously)
External interrupt ch. 4	IRQ00	FFFA⊦	FFFB⊦	L00 [1:0]	High
External interrupt ch. 5	IRQ01	FFF8 <sub>H</sub>	FFF9 <sub>H</sub>	L01 [1:0]	<b>A</b>
External interrupt ch. 2	IRQ02	FFF6 <sub>H</sub>	FFF7 <sub>H</sub>	L02 [1:0]	
External interrupt ch. 6	INQUZ	ГГГОН	FFF/H	LUZ [1.0]	
External interrupt ch. 3	IRQ03	FFF4 <sub>H</sub>	FFF5 <sub>H</sub>	1.02 [4:0]	
External interrupt ch. 7	IRQUS		ГГГЭН	L03 [1:0]	
_	IRQ04	FFF2 <sub>H</sub>	FFF3 <sub>H</sub>	L04 [1:0]	
8/16-bit composite timer ch. 0 (lower)	IRQ05	FFF0 <sub>H</sub>	FFF1 <sub>H</sub>	L05 [1:0]	
8/16-bit composite timer ch. 0 (upper)	IRQ06	FFEE <sub>H</sub>	FFEFH	L06 [1:0]	
LIN-UART (reception)	IRQ07	FFECH	FFEDH	L07 [1:0]	
LIN-UART (transmission)	IRQ08	FFEA <sub>H</sub>	FFEB⊦	L08 [1:0]	
_	IRQ09	FFE8 <sub>H</sub>	FFE9 <sub>H</sub>	L09 [1:0]	
_	IRQ10	FFE6 <sub>H</sub>	FFE7 <sub>H</sub>	L10 [1:0]	
_	IRQ11	FFE4 <sub>H</sub>	FFE5 <sub>H</sub>	L11 [1:0]	
_	IRQ12	FFE2 <sub>H</sub>	FFE3 <sub>H</sub>	L12 [1:0]	
_	IRQ13	FFE0 <sub>H</sub>	FFE1 <sub>H</sub>	L13 [1:0]	
8/16-bit composite timer ch. 1 (upper)	IRQ14	FFDE <sub>H</sub>	FFDF <sub>H</sub>	L14 [1:0]	
_	IRQ15	FFDC <sub>H</sub>	FFDD⊦	L15 [1:0]	
_	IRQ16	FFDA <sub>H</sub>	FFDB⊦	L16 [1:0]	
_	IRQ17	FFD8 <sub>H</sub>	FFD9 <sub>H</sub>	L17 [1:0]	
8/10-bit A/D converter	IRQ18	FFD6н	FFD7 <sub>H</sub>	L18 [1:0]	
Time-base timer	IRQ19	FFD4 <sub>H</sub>	FFD5 <sub>H</sub>	L19 [1:0]	
Watch prescaler	IRQ20	FFD2 <sub>H</sub>	FFD3 <sub>H</sub>	L20 [1:0]	
_	IRQ21	FFD0 <sub>H</sub>	FFD1 <sub>H</sub>	L21 [1:0]	
8/16-bit composite timer ch. 1 (lower)	IRQ22	FFCE <sub>H</sub>	FFCF <sub>H</sub>	L22 [1:0]	
Flash memory	IRQ23	FFCC⊦	FFCDH	L23 [1:0]	Low

### ■ INTERRUPT SOURCE TABLE (MB95570H Series)

	_	Vector tab	le address		Priority order of
Interrupt source	Interrupt request number	Upper	Lower	Bit name of interrupt level setting register	interrupt sources of the same level (occurring simultaneously)
External interrupt ch. 4	IRQ00	FFFAH	FFFB⊦	L00 [1:0]	High
_	IRQ01	FFF8 <sub>H</sub>	FFF9⊦	L01 [1:0]	<b>A</b>
External interrupt ch. 6	IRQ02	FFF6⊦	FFF7 <sub>H</sub>	L02 [1:0]	
_ _	IRQ03	FFF4 <sub>H</sub>	FFF5⊦	L03 [1:0]	
_	IRQ04	FFF2 <sub>H</sub>	FFF3 <sub>H</sub>	L04 [1:0]	
8/16-bit composite timer ch. 0 (lower)	IRQ05	FFF0 <sub>H</sub>	FFF1 <sub>H</sub>	L05 [1:0]	
8/16-bit composite timer ch. 0 (upper)	IRQ06	FFEEH	FFEFH	L06 [1:0]	
_	IRQ07	FFECH	FFEDH	L07 [1:0]	
_	IRQ08	FFEA <sub>H</sub>	FFEBH	L08 [1:0]	
_	IRQ09	FFE8 <sub>H</sub>	FFE9 <sub>H</sub>	L09 [1:0]	
_	IRQ10	FFE6⊦	FFE7 <sub>H</sub>	L10 [1:0]	
_	IRQ11	FFE4 <sub>H</sub>	FFE5 <sub>H</sub>	L11 [1:0]	
_	IRQ12	FFE2 <sub>H</sub>	FFE3 <sub>H</sub>	L12 [1:0]	
_	IRQ13	FFE0⊦	FFE1 <sub>H</sub>	L13 [1:0]	
_	IRQ14	FFDE <sub>H</sub>	FFDF <sub>H</sub>	L14 [1:0]	
_	IRQ15	FFDC <sub>H</sub>	FFDD⊦	L15 [1:0]	
_	IRQ16	FFDA <sub>H</sub>	FFDB <sub>H</sub>	L16 [1:0]	
_	IRQ17	FFD8⊦	FFD9⊦	L17 [1:0]	
8/10-bit A/D converter	IRQ18	FFD6⊦	FFD7 <sub>H</sub>	L18 [1:0]	
Time-base timer	IRQ19	FFD4 <sub>H</sub>	FFD5 <sub>H</sub>	L19 [1:0]	
Watch prescaler	IRQ20	FFD2 <sub>H</sub>	FFD3 <sub>H</sub>	L20 [1:0]	
_	IRQ21	FFD0⊦	FFD1 <sub>H</sub>	L21 [1:0]	
_	IRQ22	FFCEH	FFCF <sub>H</sub>	L22 [1:0]	
Flash memory	IRQ23	FFCСн	FFCDH	L23 [1:0]	Low

### ■ INTERRUPT SOURCE TABLE (MB95580H Series)

		Vector tab	le address		Priority order of	
Interrupt source	Interrupt request number	Upper	Lower	Bit name of interrupt level setting register	interrupt sources of the same level (occurring simultaneously)	
External interrupt ch. 4	IRQ00	FFFA⊦	FFFB⊦	L00 [1:0]	High	
External interrupt ch. 5	IRQ01	FFF8 <sub>H</sub>	FFF9⊦	L01 [1:0]	<b>A</b>	
External interrupt ch. 2	IRQ02	FFF6 <sub>H</sub>	FFF7 <sub>H</sub>	L02 [1:0]		
External interrupt ch. 6	IINQUZ	TTTOH	11178	L02 [1.0]		
External interrupt ch. 3	IRQ03	FFF4 <sub>H</sub>	FFF5 <sub>H</sub>	L03 [1:0]		
External interrupt ch. 7	INQUS		ГГГЭН	LU3 [1.0]		
_	IRQ04	FFF2 <sub>H</sub>	FFF3⊦	L04 [1:0]		
8/16-bit composite timer ch. 0 (lower)	IRQ05	FFF0 <sub>H</sub>	FFF1 <sub>H</sub>	L05 [1:0]		
8/16-bit composite timer ch. 0 (upper)	IRQ06	FFEEH	FFEFH	L06 [1:0]		
LIN-UART (reception)	IRQ07	FFECH	FFED⊦	L07 [1:0]		
LIN-UART (transmission)	IRQ08	FFEAH	FFEBH	L08 [1:0]		
_	IRQ09	FFE8 <sub>H</sub>	FFE9⊦	L09 [1:0]		
_	IRQ10	FFE6⊦	FFE7 <sub>H</sub>	L10 [1:0]		
_	IRQ11	FFE4⊦ı	FFE5⊦	L11 [1:0]		
_	IRQ12	FFE2 <sub>H</sub>	FFE3 <sub>H</sub>	L12 [1:0]		
_	IRQ13	FFE0 <sub>H</sub>	FFE1 <sub>H</sub>	L13 [1:0]		
_	IRQ14	FFDEH	FFDFн	L14 [1:0]		
_	IRQ15	FFDСн	FFDD⊦	L15 [1:0]		
_	IRQ16	FFDA <sub>H</sub>	FFDB⊦	L16 [1:0]		
_	IRQ17	FFD8 <sub>H</sub>	FFD9 <sub>H</sub>	L17 [1:0]		
8/10-bit A/D converter	IRQ18	FFD6 <sub>H</sub>	FFD7 <sub>H</sub>	L18 [1:0]		
Time-base timer	IRQ19	FFD4 <sub>H</sub>	FFD5 <sub>H</sub>	L19 [1:0]		
Watch prescaler	IRQ20	FFD2 <sub>H</sub>	FFD3 <sub>H</sub>	L20 [1:0]		
_	IRQ21	FFD0 <sub>H</sub>	FFD1 <sub>H</sub>	L21 [1:0]		
_	IRQ22	FFCEH	FFCF <sub>H</sub>	L22 [1:0]	▼	
Flash memory	IRQ23	FFCCH	FFCDH	L23 [1:0]	Low	


#### **■ ELECTRICAL CHARACTERISTICS**

#### 1. Absolute Maximum Ratings

Doromotor	Cumbal	Rating		l lmi4	Domonto	
Parameter	Symbol	Min	Max	Unit	Remarks	
Power supply voltage*1	Vcc	Vss - 0.3	Vss + 6	V		
Input voltage*1	Vı	Vss - 0.3	Vss + 6	V	*2	
Output voltage*1	Vo	Vss - 0.3	Vss + 6	V	*2	
Maximum clamp current	<b>I</b> CLAMP	-2	+2	mA	Applicable to specific pins*3	
Total maximum clamp current	$\Sigma  I_CLAMP $	_	20	mA	Applicable to specific pins <sup>-3</sup>	
"L" level maximum output current	Іоь	_	15	mA		
"L" level average current	lolav1	_	4	mA	Other than P00 to P03, P05 to P07, P62 to P64 <sup>*4</sup> Average output current= operating current × operating ratio (1 pin)	
	lolav2		12		P00 to P03, P05 to P07, P62 to P64 <sup>*4</sup> Average output current= operating current × operating ratio (1 pin)	
"L" level total maximum output current	ΣΙοι	_	100	mA		
"L" level total average output current	$\Sigma$ lolav		50	mA	Total average output current= operating current × operating ratio (Total number of pins)	
"H" level maximum output current	Іон	_	-15	mA		
"H" level average current	Iонаv1	_	-4	mA	Other than P00 to P03, P05 to P07, P62 to P64 <sup>-4</sup> Average output current= operating current × operating ratio (1 pin)	
Current	lohav2		-8		P00 to P03, P05 to P07, P62 to P64 <sup>*4</sup> Average output current= operating current × operating ratio (1 pin)	
"H" level total maximum output current	ΣІон	_	-100	mA		
"H" level total average output current	ΣΙομαν	_	-50	mA	Total average output current= operating current × operating ratio (Total number of pins)	
Power consumption	Pd	_	320	mW		
Operating temperature	TA	-40	+85	°C		
Storage temperature	T <sub>stg</sub>	-55	+150	°C		

#### (Continued)

- \*1: These parameters are based on the condition that Vss is 0.0 V.
- \*2: V<sub>I</sub> and V<sub>O</sub> must not exceed V<sub>CC</sub> + 0.3 V. V<sub>I</sub> must not exceed the rated voltage. However, if the maximum current to/from an input is limited by means of an external component, the I<sub>CLAMP</sub> rating is used instead of the V<sub>I</sub> rating.
- \*3: Applicable to the following pins: P00 to P07, P62 to P64, PF0, PF1, PG1, PG2 (P00, and P62 to P64 are only available on MB95F562H/F562K/F563H/F563K/F564H/F564K. P01, P02, P03, P07, PF0. PF1, PG1, and PG2 are only available on MB95F562H/F562K/F563H/F563K/F564H/F564K/F582H/F582K/F583H/F583K/F584H/F584K.)
  - Use under recommended operating conditions.
  - Use with DC voltage (current).
  - The HV (High Voltage) signal is an input signal exceeding the Vcc voltage. Always connect a limiting resistor between the HV (High Voltage) signal and the microcontroller before applying the HV (High Voltage) signal.
  - The value of the limiting resistor should be set to a value at which the current to be input to the microcontroller pin when the HV (High Voltage) signal is input is below the standard value, irrespective of whether the current is transient current or stationary current.
  - When the microcontroller drive current is low, such as in low power consumption modes, the HV (High Voltage) input potential may pass through the protective diode to increase the potential of the Vcc pin, affecting other devices.
  - If the HV (High Voltage) signal is input when the microcontroller power supply is off (not fixed at 0 V), since power is supplied from the pins, incomplete operations may be executed.
  - If the HV (High Voltage) input is input after power-on, since power is supplied from the pins, the voltage of power supply may not be sufficient to enable a power-on reset.
  - Do not leave the HV (High Voltage) input pin unconnected.
  - Example of a recommended circuit:



\*4: P62 and P63 are only available on MB95F562H/F562K/F563H/F563K/F564H/F564K.

WARNING: Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings.


Do not exceed any of these ratings.

#### 2. Recommended Operating Conditions

(Vss = 0.0 V)

Parameter	Symbol	Val	lue	Unit	Pom	arks		
Farameter	Symbol	Min	Max	Oiii	Kein	iai ks		
		2.4*1, *2	5.5* <sup>1</sup>		In normal operation	Other than on-chip debug		
Power supply	Vcc	2.3	5.5	V	Hold condition in stop mode	mode		
voltage		2.9	5.5		In normal operation	On-chip debug mode		
		2.3	5.5		Hold condition in stop mode	On-chip debug mode		
Decoupling capacitor	Cs	0.022	1	μF	*3			
Operating	TA	-40	+85	°C	Other than on-chip debug mo	ode		
temperature	IA	+5	+35		On-chip debug mode			

- \*1: The value varies depending on the operating frequency, the machine clock and the analog guaranteed range.
- \*2: The minimum power supply voltage becomes 2.88 V when a product with the low-voltage detection reset is used.
- \*3: Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The decoupling capacitor for the Vcc pin must have a capacitance equal to or larger than the capacitance of Cs. For the connection to a decoupling capacitor Cs, see the diagram below. To prevent the device from unintentionally entering an unknown mode due to noise, minimize the distance between the C pin and Cs and the distance between Cs and the Vss pin when designing the layout of a printed circuit board.



\*: Connect the DBG pin to an external pull-up resistor of  $2 \text{ k}\Omega$  or above. After power-on, ensure that the DBG pin does not stay at "L" level until the reset output is released. The DBG pin becomes a communication pin in debug mode. Since the actual pull-up resistance depends on the tool used and the interconnection length, refer to the tool document when selecting a pull-up resistor.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.

Any use of semiconductor devices will be under their recommended operating condition. Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure.

No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.

#### 3. DC Characteristics

(Vcc =  $5.0 \text{ V} \pm 10\%$ , Vss = 0.0 V, Ta = -40 °C to +85 °C)

			0 1111	CC = 3.0 V	Value	,		1	
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit	Remarks	
	VIH	P04	_	0.7 Vcc	_	Vcc + 0.3	V	Hysteresis input	
"H" level input voltage	Vihs	P00*3 to P03*4, P05 to P07*4, P12, P62 to P64*3, PF0*4, PF1*4, PG1*4, PG2*4	_	0.8 Vcc	_	Vcc + 0.3	٧	Hysteresis input	
	Vінм	PF2	_	0.8 Vcc	_	Vcc + 0.3	٧	Hysteresis input	
	VIL	P04	_	Vss - 0.3	_	0.3 Vcc	V	Hysteresis input	
"L" level input voltage	VILS	P00*3 to P03*4, P05 to P07*4, P12, P62 to P64*3, PF0*4, PF1*4, PG1*4, PG2*4	_	Vss - 0.3	_	0.2 Vcc	>	Hysteresis input	
	VILM	PF2	_	Vss - 0.3	_	0.2 Vcc	V	Hysteresis input	
Open-drain output application voltage	VD	P12, PF2	_	Vss - 0.3	_	Vss + 5.5	V		
"H" level	Vон1	P04, PF0*4, PF1*4, PG1*4, PG2	Iон = -4 mA	Vcc – 0.5	_	_	V		
output voltage	V <sub>OH2</sub>	P00*3 to P03*4, P05 to P07*4, P62 to P64*3	Iон = −8 mA	Vcc – 0.5	_	_	٧		
"L" level	V <sub>OL1</sub>	P04, P12, PF0 to PF2* <sup>4</sup> , PG1* <sup>4</sup> , PG2* <sup>4</sup>	IoL = 4 mA	_	_	0.4	V		
output voltage	V <sub>OL2</sub>	P00*3 to P03*4, P05 to P07*4, P62 to P64*3	loL = 12 mA	_	_	0.4	V		
Input leak current (Hi-Z output leak current)	lu	All input pins	0.0 V < Vı < Vcc	-5	_	+5		When the internal pull-up resistor is disabled	
Internal pull-up resistor	Rpull	P00*3 to P07*4, P62 to P64*3, PG1*4, PG2*4	Vı = 0 V	25	50	100	kΩ	When the internal pull-up resistor is enabled	
Input capacitance	Cin	Other than Vcc and Vss	f = 1 MHz	_	5	15	pF		

(Vcc = 5.0 V  $\pm$  10%, Vss = 0.0 V, TA = -40 °C to +85 °C)

			,		Value			= -40 0 10 +65 0)
Parameter	Symbol	Pin name	Condition	Min	Typ*1	Max*2	Unit	Remarks
			Fcн = 32 МНz Fмp = 16 МНz	_	3.5	4.4	mA	Except during Flash memory programming and erasing
	Icc		Main clock mode (divided by 2)	_	7.4	9.8		During Flash memory programming and erasing
				_	5.1	6.4	mΑ	At A/D conversion
	Iccs	Vcc (External clock	F <sub>CH</sub> = 32 MHz F <sub>MP</sub> = 16 MHz Main sleep mode (divided by 2)	_	1.2	1.5	mA	
	Iccl	operation)	Fcl = 32 kHz FMPL = 16 kHz Subclock mode (divided by 2) TA = +25 °C	_	65	71	μΑ	
Power supply current*5	IccLs*6		F <sub>CL</sub> = 32 kHz F <sub>MPL</sub> = 16 kHz Subsleep mode (divided by 2) T <sub>A</sub> = +25 °C	_	5.4	7	μA	In deep standby mode
	Ісст* <sup>6</sup>		$F_{CL} = 32 \text{ kHz}$ Watch mode $T_A = +25 \text{ °C}$	_	4.8	6.9	μΑ	In deep standby mode
	Іссмск	Vcc	F <sub>CRH</sub> = 4 MHz F <sub>MP</sub> = 4 MHz Main CR clock mode	_	1.1	1.4	mA	
	Iccscr	VCC	Sub-CR clock mode (divided by 2) T <sub>A</sub> = +25 °C	_	58	64	μΑ	
	Ісстѕ		F <sub>CH</sub> = 32 MHz Time-base timer mode T <sub>A</sub> = +25 °C	_	290	340	μΑ	In deep standby mode
	Іссн	Vcc (External clock operation)	Main stop mode (single external clock product)/ Substop mode (dual external clock product) TA = +25 °C	_	4.1	6.5	μΑ	In deep standby mode

(Continued)

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40 °C to +85 °C)$ 

Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks
raiailletei	Syllibol	Fili lialile	Condition	Min	Typ*1	Max*2		Remarks
Power supply current*5	ILVD		Current consumption for the low-voltage detection circuit	_	3.6	6.6	μΑ	
	Іскн		Current consumption for the main CR oscillator	_	220	280	μΑ	
	Icrl	Vcc	Current consumption for the sub-CR oscillator oscillating at 100 kHz	_	5.1	9.3	μΑ	
	І́мѕтву		Current consumption difference between normal standby mode and deep standby mode TA = +25 °C	_	20	30	μΑ	

<sup>\*1:</sup> Vcc = 5.0 V,  $T_A = +25 \text{ °C}$ 

- \*5: The power supply current is determined by the external clock. When the low-voltage detection option is selected, the power-supply current will be the sum of adding the current consumption of the low-voltage detection circuit (ILVD) to one of the value from Icc to Icch. In addition, when both the low-voltage detection option and the CR oscillator are selected, the power supply current will be the sum of adding up the current consumption of the low-voltage detection circuit, the current consumption of the CR oscillators (Icrh, Icrl) and a specified value. In on-chip debug mode, the CR oscillator (Icrh) and the low-voltage detection circuit are always enabled, and current consumption therefore increases accordingly.
  - See "4. AC Characteristics: (1) Clock Timing" for Fch and Fcl.
  - See "4. AC Characteristics: (2) Source Clock / Machine Clock" for FMP and FMPL.

<sup>\*2:</sup> Vcc = 5.5 V,  $T_A = +85 \text{ °C}$  (unless otherwise specified)

<sup>\*3:</sup> P00, P62, P63 and P64 are only available on MB95F562H/F562K/F563H/F563K/F564H/F564K.

<sup>\*4:</sup> P01, P02, P03, P07, PF0, PF1, PG1 and PG2 are only available on MB95F562H/F562K/F563H/F563K/F564H/F564K/F582H/F582K/F583H/F583K/F584H/F584K.

<sup>\*6:</sup> In sub-CR clock mode, the power supply current value is the sum of adding lcrl to lccls or lcct. In addition, when the sub-CR clock mode is selected with FMPL being 50 kHz, the current consumption increases accordingly.

#### 4. AC Characteristics

#### (1) Clock Timing

 $(Vcc = 2.4 \text{ V to } 5.5 \text{ V}, Vss = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$ 


_	T_		_	Value				= 0.0 v, TA = -40 C to +85 C)
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit	Remarks
	_	X0, X1	_	1	_	16.25	MHz	When the main oscillation circuit is used
	Fсн	X0	X1: open	1		12		When the main external clock
		X0, X1	*	1	_	32.5	MHz	is used
				3.92	4	4.08	MHz	Operating conditions  The main CR clock is used.  O°C ≤ T <sub>A</sub> ≤ +70°C
	Fcrh	_	_	3.8	4	4.2	MHz	Operating conditions  • The main CR clock is used.  • −40 °C ≤ T <sub>A</sub> < 0 °C,  +70 °C < T <sub>A</sub> ≤ +85 °C
				7.84	8	8.16	MHz	Operating conditions  • PLL multiplication rate: 2  • 0 °C ≤ T <sub>A</sub> ≤ +70 °C
				7.6	8	8.4	MHz	Operating conditions • PLL multiplication rate: 2 • −40 °C ≤ T <sub>A</sub> < 0 °C, +70 °C < T <sub>A</sub> ≤ +85 °C
	FMCRPLL	_	_	9.8	10	10.2	MHz	Operating conditions  • PLL multiplication rate: 2.5  • 0 °C ≤ T <sub>A</sub> ≤ +70 °C
Clock frequency				9.5	10	10.5	MHz	Operating conditions • PLL multiplication rate: 2.5 • −40 °C ≤ T <sub>A</sub> < 0 °C, +70 °C < T <sub>A</sub> ≤ +85 °C
				11.76	12	12.24	MHz	Operating conditions  • PLL multiplication rate: 3  • 0 °C ≤ T <sub>A</sub> ≤ +70 °C
				11.4	12	12.6	MHz	Operating conditions • PLL multiplication rate: 3 • −40 °C ≤ T <sub>A</sub> < 0 °C, +70 °C < T <sub>A</sub> ≤ +85 °C
				15.68	16	16.32	MHz	Operating conditions  • PLL multiplication rate: 4  • 0 °C ≤ T <sub>A</sub> ≤ +70 °C
				15.2	16	16.8	MHz	Operating conditions • PLL multiplication rate: 4 • −40 °C ≤ T <sub>A</sub> < 0 °C, +70 °C < T <sub>A</sub> ≤ +85 °C
	FcL	ΧΛΑ Χ1Δ		_	32.768	_	kHz	When the suboscillation circuit is used
	I CL	X0A, X1A	_		32.768		kHz	When the sub-external clock is used
	FCRL	_	_	50	100	150	kHz	When the sub-CR clock is used


#### (Continued)


 $(Vcc = 2.4 \text{ V to } 5.5 \text{ V}, Vss = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$ 


Parameter	Symbol	Din name	Condition		Value		Unit	Remarks
Parameter	Syllibol	riii iiaiiie	Condition	Min	Тур	Max	Ullit	Remarks
		X0, X1	_	61.5		1000	ns	When the main oscillation circuit is used
Clock cycle time	<b>t</b> HCYL	X0	X1: open	83.4		1000	ns	When an external clock is
une		X0, X1	*	30.8		1000	ns	used
	<b>t</b> LCYL	X0A, X1A	_	_	30.5	_	μs	When the subclock is used
	twH1,	X0	X1: open	33.4	_	_	ns	Mhan an aytarnal alask is
Input clock	<b>t</b> WL1	X0, X1	*	12.4		_	ns	When an external clock is used, the duty ratio should
pulse width	twH2, twL2	X0A		1	15.2	_		range between 40% and 60%.
Input clock	tcr,	X0, X0A	X1: open	_		5	ns	When an external clock is
rising time and falling time	tcr,	X0, X1, X0A, X1A	*	_		5		used
CR oscillation	<b>t</b> crhwk	_	_	_	_	50	μs	When the main CR clock is used
start time	<b>t</b> crlwk				_	30	μs	When the sub-CR clock is used

<sup>\*:</sup> The external clock signal is input to X0 and the inverted external clock signal to X1.










#### (2) Source Clock / Machine Clock


 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40 °C to +85 °C)$ 

Damamatan	Councile and	Pin		Value		11:4	Barrantia
Parameter	Symbol	name	Min	Тур	Max	Unit	Remarks
			61.5		2000	ns	When the main external clock is used Min: FcH = 32.5 MHz, divided by 2 Max: FcH = 1 MHz, divided by 2
Source clock cycle time*1	<b>t</b> sclk	_	62.5	_	1000	ns	When the main CR clock is used Min: Fcrh = 4 MHz, multiplied by 4 Max: Fcrh = 4 MHz, divided by 4
			1	61	1	μs	When the suboscillation clock is used FcL = 32.768 kHz, divided by 2
			1	20	1	μs	When the sub-CR clock is used FCRL = 100 kHz, divided by 2
	Fsp		0.5	_	16.25	MHz	When the main oscillation clock is used
Source clock	FSP			4		MHz	When the main CR clock is used
frequency		_	_	16.384	_	kHz	When the suboscillation clock is used
inequency	F <sub>SPL</sub>		_	50	_	kHz	When the sub-CR clock is used FCRL = 100 kHz, divided by 2
		· —	61.5	_	32000	ns	When the main oscillation clock is used Min: $F_{SP} = 16.25$ MHz, no division Max: $F_{SP} = 0.5$ MHz, divided by 16
Machine clock cycle time*2 (minimum	<b>t</b> MCLK		250	_	1000	ns	When the main CR clock is used Min: F <sub>SP</sub> = 4 MHz, no division Max: F <sub>SP</sub> = 4 MHz, divided by 4
instruction execution time)	IMCLK		61	_	976.5	μs	When the suboscillation clock is used Min: F <sub>SPL</sub> = 16.384 kHz, no division Max: F <sub>SPL</sub> = 16.384 kHz, divided by 16
			20	_	320	μs	When the sub-CR clock is used Min: F <sub>SPL</sub> = 50 kHz, no division Max: F <sub>SPL</sub> = 50 kHz, divided by 16
	Fмp		0.031	_	16.25	MHz	When the main oscillation clock is used
Machine clock	IMP		0.25		16	MHz	When the main CR clock is used
frequency		_	1.024	_	16.384	kHz	When the suboscillation clock is used
. ,	FMPL		3.125	_	50	kHz	When the sub-CR clock is used FCRL = 100 kHz

<sup>\*1:</sup> This is the clock before it is divided according to the division ratio set by the machine clock division ratio select bits (SYCC:DIV[1:0]). This source clock is divided to become a machine clock according to the division ratio set by the machine clock division ratio select bits (SYCC:DIV[1:0]). In addition, a source clock can be selected from the following.

- Main clock divided by 2
- Main CR clock
- PLL multiplication of main CR clock (Select a multiplication rate from 2, 2.5, 3 and 4.)
- Subclock divided by 2
- Sub-CR clock divided by 2
- \*2: This is the operating clock of the microcontroller. A machine clock can be selected from the following.
  - Source clock (no division)
  - Source clock divided by 4
  - Source clock divided by 8
  - Source clock divided by 16






#### (3) External Reset

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40 °C to +85 °C)$ 

Parameter Symbol	Symbol	Value		Unit	Remarks
Parameter	Syllibol	Min	Max	ns In normal operation	
		2 tmcLK*1	_	ns	In normal operation
RST "L" level pulse width	<b>t</b> rstl	Oscillation time of the oscillator*2 + 200		μs	In stop mode, subclock mode, subsleep mode, watch mode, and power-on
		200	_	μs	In time-base timer mode

<sup>\*1:</sup> See "(2) Source Clock / Machine Clock" for tmclk.


\*2: The oscillation time of an oscillator is the time for it to reach 90% of its amplitude. The crystal oscillator has an oscillation time of between several ms and tens of ms. The ceramic oscillator has an oscillation time of between hundreds of µs and several ms. The external clock has an oscillation time of 0 ms. The CR oscillator has an oscillation time of between several µs and several ms.




#### (4) Power-on Reset

 $(Vss = 0.0 V, T_A = -40 °C to +85 °C)$ 

Parameter	Symbol	Condition	Value		Unit	Remarks
raiailletei	Syllibol	Condition	Min	Max	Oilit	Remarks
Power supply rising time	<b>t</b> R	_	_	50	ms	
Power supply cutoff time	toff	_	1		ms	Wait time until power-on



Note: A sudden change of power supply voltage may activate the power-on reset function. When changing the power supply voltage during the operation, set the slope of rising to a value below within 30 mV/ms as shown below.




#### (5) Peripheral Input Timing

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40 °C to +85 °C)$ 

Parameter	Symbol	Pin name	Va	Unit	
raiametei	Syllibol	Finitianie	Min	Max	Oilit
Peripheral input "H" pulse width	tılıн	INT02 to INT07*1,*2, EC0*1, EC1*3	2 tmcLK*4	_	ns
Peripheral input "L" pulse width	<b>t</b> ıнıL	111102 10 111107 7 , 200 , 201 4	2 tmclk*4	1	ns

<sup>\*1:</sup> INT04, INT06 and EC0 are available on all products.

<sup>\*4:</sup> See "(2) Source Clock / Machine Clock" for tmclk.



<sup>\*2:</sup> INT02, INT03, INT05 and INT07 are only available on MB95F562H/F562K/F563H/F563K/F564H/F564K/F582H/F582K/F583H/F583K/F584H/F584K.

<sup>\*3:</sup> EC1 is only available on MB95F562H/F562K/F563H/F563K/F564H/F564K.

### (6) LIN-UART Timing (only available on MB95F562H/F562K/F563H/F563K/F564H/F564K/F582H/F582K/F583H/F583K/F584H/F584K)

Sampling is executed at the rising edge of the sampling  $clock^{*1}$ , and serial clock delay is disabled\*<sup>2</sup>. (ESCR register: SCES bit = 0, ECCR register: SCDE bit = 0)


 $(Vcc = 5.0 \text{ V} \pm 10\%, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_A = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C})$ 


Parameter	Symbol	Pin name	Condition	Va	lue	Unit
raiailletei	Symbol	Fili Ilaille	Condition	Min	Max	Oilit
Serial clock cycle time	tscyc	SCK		<b>5 t</b> мськ* <sup>3</sup>	_	ns
$SCK \downarrow \to SOT$ delay time	tslovi	SCK, SOT	Internal clock operation output pin:	-50	+50	ns
Valid SIN → SCK ↑	<b>t</b> ıvshı	SCK, SIN	C <sub>L</sub> = 80 pF + 1 TTL	tмськ*3 + 80	_	ns
SCK $\uparrow \rightarrow$ valid SIN hold time	<b>t</b> shixi	SCK, SIN	'	0	_	ns
Serial clock "L" pulse width	<b>t</b> slsh	SCK		$3 \text{ t}$ MCLK $^{*3} - \text{t}$ R	_	ns
Serial clock "H" pulse width	<b>t</b> shsl	SCK		tмськ*3 + 10	_	ns
$SCK \downarrow \to SOT$ delay time	tslove	SCK, SOT	External clock	_	2 tmcLK*3 + 60	ns
Valid SIN → SCK ↑	tivshe	SCK, SIN	operation output pin:	30	_	ns
$SCK \uparrow \rightarrow valid SIN hold time$	<b>t</b> shixe	SCK, SIN	C <sub>L</sub> = 80 pF + 1 TTL	tмськ*3 + 30	_	ns
SCK fall time	t⊧	SCK		_	10	ns
SCK rise time	<b>t</b> R	SCK		_	10	ns

<sup>\*1:</sup> There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

<sup>\*2:</sup> The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

<sup>\*3:</sup> See "(2) Source Clock / Machine Clock" for tmclk.





Sampling is executed at the falling edge of the sampling  $clock^{*1}$ , and serial clock delay is disabled  $clock^{*2}$ . (ESCR register: SCES bit = 1, ECCR register: SCDE bit = 0)


 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40 ^{\circ}C to +85 ^{\circ}C)$ 


Parameter	Symbol	Pin name	Condition	Va	lue	Unit
raiailletei	Symbol	Fili Ilaille	Condition	Min	Max	Oilit
Serial clock cycle time	tscyc	SCK		<b>5 t</b> мськ* <sup>3</sup>	_	ns
SCK ↑→ SOT delay time	<b>t</b> shovi	SCK, SOT	Internal clock operation output pin:	-50	+50	ns
Valid SIN → SCK $\downarrow$	tıvslı	SCK, SIN	C <sub>L</sub> = 80 pF + 1 TTL	tмськ*3 + 80	_	ns
SCK $\downarrow \rightarrow$ valid SIN hold time	<b>t</b> slixi	SCK, SIN	•	0	_	ns
Serial clock "H" pulse width	<b>t</b> shsl	SCK		3 tмск*3 − tR	_	ns
Serial clock "L" pulse width	<b>t</b> slsh	SCK		tмськ*3 + 10	_	ns
SCK $\uparrow \rightarrow$ SOT delay time	<b>t</b> shove	SCK, SOT	External clock	_	2 tmcLK*3 + 60	ns
Valid SIN $\rightarrow$ SCK $↓$	tivsle	SCK, SIN	operation output pin:	30	_	ns
$SCK \downarrow \rightarrow valid SIN hold time$	<b>t</b> SLIXE	SCK, SIN	C <sub>L</sub> = 80 pF + 1 TTL	tмськ*3 + 30	_	ns
SCK fall time	t⊧	SCK		_	10	ns
SCK rise time	<b>t</b> R	SCK		_	10	ns

<sup>\*1:</sup> There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

<sup>\*2:</sup> The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

<sup>\*3:</sup> See "(2) Source Clock / Machine Clock" for tmclk.






Sampling is executed at the rising edge of the sampling  $clock^{*1}$ , and serial clock delay is enabled\*<sup>2</sup>. (ESCR register: SCES bit = 0, ECCR register: SCDE bit = 1)

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40 °C to +85 °C)$ 

Parameter	Symbol	Pin name	Condition	Va	Unit		
raiailletei			Condition	Min	Max		
Serial clock cycle time	tscyc	SCK		<b>5 t</b> мськ* <sup>3</sup>	_	ns	
SCK ↑→ SOT delay time	<b>t</b> shovi	SCK, SOT	Internal clock	-50	+50	ns	
Valid SIN $\rightarrow$ SCK $↓$	tıvslı	SCK, SIN	operation output pin:	tмськ*3 + 80	_	ns	
$SCK \downarrow \rightarrow valid SIN hold time$	<b>t</b> slixi	SCK, SIN	C <sub>L</sub> = 80 pF + 1 TTL	0	_	ns	
$SOT \to SCK \downarrow delay\ time$	<b>t</b> sovli	SCK, SOT		3 tмськ*3 – 70		ns	

<sup>\*1:</sup> There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

<sup>\*3:</sup> See "(2) Source Clock / Machine Clock" for tmclk.



<sup>\*2:</sup> The serial clock delay function is a function that delays the output signal of the serial clock for half clock.


Sampling is executed at the falling edge of the sampling  $clock^{*1}$ , and serial clock delay is enabled\*<sup>2</sup>. (ESCR register: SCES bit = 1, ECCR register: SCDE bit = 1)

(Vcc =  $5.0 \text{ V} \pm 10\%$ , Vss = 0.0 V, T<sub>A</sub> = -40 °C to +85 °C)

Parameter	Symbol	Pin name	Condition	Va	Unit	
Faranietei			Condition	Min	Max	Oilit
Serial clock cycle time	tscyc	SCK		<b>5 t</b> мськ* <sup>3</sup>	_	ns
$SCK \downarrow \rightarrow SOT$ delay time	tslovi	SCK, SOT	Internal clock	-50	+50	ns
Valid SIN → SCK ↑	<b>t</b> ıvshı	SCK, SIN	operating output pin:	tмськ*3 + 80	_	ns
SCK ↑→ valid SIN hold time	<b>t</b> shixi	SCK, SIN	C <sub>L</sub> = 80 pF + 1 TTL	0	_	ns
$SOT \rightarrow SCK \uparrow delay time$	<b>t</b> sovнı	SCK, SOT		3 tмськ*3 – 70	_	ns

<sup>\*1:</sup> There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

<sup>\*3:</sup> See "(2) Source Clock / Machine Clock" for tmclk.




<sup>\*2:</sup> The serial clock delay function is a function that delays the output signal of the serial clock for half clock.

#### (7) Low-voltage Detection

 $(Vss = 0.0 V, T_A = -40 °C to +85 °C)$ 

Parameter	Symbol	Value			11	Domonto		
		Min	Тур	Max	Unit	Remarks		
Release voltage*	V <sub>DL+</sub>	2.52	2.7	2.88	V			
		2.61	2.8	2.99		At power supply rise		
		2.89	3.1	3.31		At power supply rise		
		3.08	3.3	3.52				
Detection voltage*	V <sub>DL</sub> _	2.43	2.6	2.77	\ \	At power supply fall		
		2.52	2.7	2.88				
		2.80	3	3.20		At power supply fail		
		2.99	3.2	3.41				
Hysteresis width	V <sub>HYS</sub>	_	100	_	mV			
Power supply start voltage	Voff	_	_	2.3	V			
Power supply end voltage	Von	4.9	_		V			
Power supply voltage change time (at power supply rise)	<b>t</b> r	650	_	_	μs	Slope of power supply that the reset release signal generates within the rating (V <sub>DL+</sub> )		
Power supply voltage change time (at power supply fall)	tı	650	ı		μs	Slope of power supply that the reset detection signal generates within the rating (V <sub>DL</sub> -)		
Reset release delay time	<b>t</b> d1	_	_	30	μs			
Reset detection delay time	<b>t</b> d2			30	μs			
LVD threshold voltage transition stabilization time	<b>t</b> stb	10	_	_	μs			

<sup>\*:</sup> The release voltage and the detection voltage can be selected by using the LVD reset voltage selection ID register (LVDR) in the low-voltage detection reset circuit. For details of the LVDR register, refer to "CHAPTER 18 LOW-VOLTAGE DETECTION RESET CIRCUIT" in "New 8FX MB95560H/570H/580H Series Hardware Manual".



#### 5. A/D Converter

#### (1) A/D Converter Electrical Characteristics


 $(Vcc = 2.7 \text{ V to } 5.5 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_A = -40 \text{ °C to } +85 \text{ °C})$ 


			`	•		•	
Doromotor	Combal		Value	11:4:4	Domonico		
Parameter	Symbol	Min	Min Typ Max		Unit	Remarks	
Resolution		_	_	10	bit		
Total error		-3	_	+3	LSB		
Linearity error	_	-2.5	_	+2.5	LSB		
Differential linearity error		-1.9	_	+1.9	LSB		
Zero transition voltage	Vот	Vss – 1.5 LSB	Vss + 0.5 LSB	Vss + 2.5 LSB	٧		
Full-scale transition voltage	V <sub>FST</sub>	Vcc – 4.5 LSB	Vcc – 2 LSB	Vcc + 0.5 LSB	V		
Compare time		1	_	10	μs	4.5 V ≤ Vcc ≤ 5.5 V	
	_	3	_	10	μs	2.7 V ≤ Vcc < 4.5 V	
Sampling time	_	0.6	_	∞	μs	$2.7 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V},$ with external impedance < $3.3 \text{ k}\Omega$	
Analog input current	lain	-0.3	_	+0.3	μΑ		
Analog input voltage	Vain	Vss	_	Vcc	V		

#### (2) Notes on Using A/D Converter

• External impedance of analog input and its sampling time

The A/D converter of the MB95560H/570H/580H Series has a sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the capacitor of the internal sample and hold circuit is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, considering the relationship between the external impedance and minimum sampling time, either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. In addition, if sufficient sampling time cannot be secured, connect a capacitor of about 0.1  $\mu$ F to the analog input pin.





• A/D conversion error


As |Vcc - Vss| decreases, the A/D conversion error increases proportionately.

#### (3) Definitions of A/D Converter Terms


Resolution

It indicates the level of analog variation that can be distinguished by the A/D converter. When the number of bits is 10, analog voltage can be divided into  $2^{10} = 1024$ .

- Linearity error (unit: LSB)
  - It indicates how much an actual conversion value deviates from the straight line connecting the zero transition point ("000000000"  $\leftarrow$  "0000000001") of a device to the full-scale transition point ("1111111111")  $\leftarrow$  "1111111110") of the same device.
- Differential linear error (unit: LSB)
  It indicates how much the input voltage required to change the output code by 1 LSB deviates from an ideal value.
- Total error (unit: LSB)
   It indicates the difference between an actual value and a theoretical value. The error can be caused by a zero transition error, a full-scale transition errors, a linearity error, a quantum error, or noise.







#### 6. Flash Memory Program/Erase Characteristics

Parameter.	Value				
Parameter	Min	Тур	Max	Unit	Remarks
Sector erase time (2 Kbyte sector)	_	0.3*1	1.6*2	s	The time of writing 00 <sub>H</sub> prior to erasure is excluded.
Sector erase time (16 Kbyte sector)	_	0.6*1	3.1*2	s	The time of writing 00 <sub>H</sub> prior to erasure is excluded.
Byte writing time	_	17	272	μs	System-level overhead is excluded.
Program/erase cycle	100000	_	_	cycle	
Power supply voltage at program/erase	2.4	_	5.5	V	
Flash memory data retention time	5*³	_	_	year	Average T <sub>A</sub> = +85 °C

<sup>\*1:</sup> Vcc = 5.5 V,  $T_A = +25 \text{ °C}$ , 0 cycle

<sup>\*2:</sup> Vcc = 2.4 V,  $T_A = +85 \text{ °C}$ , 100000 cycles


<sup>\*3:</sup> This value was converted from the result of a technology reliability assessment. (The value was converted from the result of a high temperature accelerated test using the Arrhenius equation with an average temperature of +85 °C).

#### **■ SAMPLE CHARACTERISTICS**

• Power supply current temperature characteristics


Icc - Vcc

 $T_A = +25$  °C,  $F_{MP} = 2$ , 4, 8, 10, 16 MHz (divided by 2) Main clock mode with the external clock operating




 $\mathsf{Iccs}-\mathsf{Vcc}$ 

 $T_A = +25$  °C,  $F_{MP} = 2$ , 4, 8, 10, 16 MHz (divided by 2) Main sleep mode with the external clock operating




 $T_A = +25$  °C,  $F_{MPL} = 16$  kHz (divided by 2) Subclock mode with the external clock operating




 $Icc - T_A$ 

 $V_{\text{CC}} = 5.5 \text{ V}, \, F_{\text{MP}} = 10, \, 16 \, \text{MHz}$  (divided by 2) Main clock mode with the external clock operating




Iccs - Ta

 $V_{CC} = 5.5 \text{ V}, F_{MP} = 10, 16 \text{ MHz}$  (divided by 2) Main sleep mode with the external clock operating




ICCL - TA


 $V_{CC} = 5.5 \text{ V}$ ,  $F_{MPL} = 16 \text{ kHz}$  (divided by 2) Subclock mode with the external clock operating




 $I_{\text{CCLS}} - V_{\text{CC}}$   $T_{\text{A}} = +25 \, ^{\circ}\text{C}, \; F_{\text{MPL}} = 16 \; \text{kHz} \; (\text{divided by 2})$  Subsleep mode with the external clock operating



 $I_{CCT} - V_{CC}$   $T_A = +25$  °C,  $F_{MPL} = 16$  kHz (divided by 2) Watch mode with the external clock operating




 $T_A = +25$  °C,  $F_{MP} = 2$ , 4, 8, 10, 16 MHz (divided by 2) Time-base timer mode with the external clock operating




Iccls - Ta


 $V_{CC} = 5.5 \text{ V}, F_{MPL} = 16 \text{ kHz}$  (divided by 2) Subsleep mode with the external clock operating




 $V_{CC} = 5.5 \text{ V}, F_{MPL} = 16 \text{ kHz}$  (divided by 2) Watch mode with the external clock operating




 $I_{\text{CCTS}} - T_{\text{A}}$   $V_{\text{CC}} = 5.5 \text{ V, } F_{\text{MP}} = 10, \ 16 \text{ MHz (divided by 2)}$  Time-base timer mode with the external clock operating




#### (Continued)






ICCMCR - VCC

 $T_A = +25$  °C,  $F_{MP} = 4$  MHz (no division) Main clock mode with the main CR clock operating




Iccscr - Vcc

 $T_A = +25$  °C,  $F_{MPL} = 50$  kHz (divided by 2) Subclock mode with the sub-CR clock operating




### Icch — Ta

 $V_{CC} = 5.5 \text{ V}, F_{MPL} = (stop)$ 




 $I_{\text{CCMCR}}-T_{\text{A}}$ 


 $V_{\text{CC}} = 5.5 \text{ V}, \text{ F}_{\text{MP}} = 4 \text{ MHz (no division)}$  Main clock mode with the main CR clock operating




ICCSCR - TA


 $V_{\text{CC}} = 5.5 \text{ V}, \; F_{\text{MPL}} = 50 \text{ kHz} \; (\text{divided by 2})$  Subclock mode with the sub-CR clock operating












• Pull-up characteristics



### **■ MASK OPTIONS**


		MB95F562H	MB95F562K	
		MB95F563H	MB95F563K	
		MB95F564H	MB95F564K	
		MB95F572H	MB95F572K	
١	Part Number No.	MB95F573H	MB95F573K MB95F574K MB95F582K	
No.		MB95F574H		
		MB95F582H		
		MB95F583H	MB95F583K	
		MB95F584H	MB95F584K	
	Selectable/Fixed	Fixed		
1	Low-voltage detection reset	Without low-voltage detection reset   With low-voltage detection rese		
2	Reset	With dedicated reset input Without dedicated reset input		


### **■** ORDERING INFORMATION

l l
32-pin plastic QFN
(LCC-32P-M19)
,
20-pin plastic SOP
(FPT-20P-M09)
20-pin plastic TSSOP
(FPT-20P-M10)
,
32-pin plastic QFN
(LCC-32P-M19)
16-pin plastic TSSOP
(FPT-16P-M08)
,
16-pin plastic SOP
(FPT-16P-M23)
/


(Continued)	
Part number	Package
MB95F572HPH-G-SNE2	
MB95F572KPH-G-SNE2	
MB95F573HPH-G-SNE2	8-pin plastic DIP
MB95F573KPH-G-SNE2	(DIP-8P-M03)
MB95F574HPH-G-SNE2	
MB95F574KPH-G-SNE2	
MB95F572HPF-G-SNE2	
MB95F572KPF-G-SNE2	
MB95F573HPF-G-SNE2	8-pin plastic SOP
MB95F573KPF-G-SNE2	(FPT-8P-M08)
MB95F574HPF-G-SNE2	
MB95F574KPF-G-SNE2	


#### **■ PACKAGE DIMENSION**







Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/







Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/







Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/






Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/






Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/


8-pin plastic DIP	Lead pitch	2.54 mm
	Sealing method	Plastic mold
(DIP-8P-M03)		



Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

#### (Continued)





Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

#### **■ MAJOR CHANGES IN THIS EDITION**

A change on a page is indicated by a vertical line drawn on the left side of that page.

Page	Section	Details
		Changed the series name. MB95560H Series → MB95560H/570H/580H Series
-	_	Added information on the MB95570H Series.
		Added information on the MB95580H Series.
27	■ PIN CONNECTION • DBG pin	Revised details of "• DBG pin".
	• RST pin	Revised details of "• RST pin".
28	• C pin	Corrected the following statement.  The decoupling capacitor for the Vcc pin must have a capacitance larger than Cs.  →  The decoupling capacitor for the Vcc pin must have a
		capacitance equal to or larger than the capacitance of Cs.
39	■ I/O MAP (MB95570H Series)	Corrected the R/W attribute of the CMDR register. $\mbox{R/W} \rightarrow \mbox{R}$
		Corrected the R/W attribute of the WDTH register. $R/W \rightarrow R$
		Corrected the R/W attribute of the WDTL register. $\mbox{R/W} \rightarrow \mbox{R}$
42	■ I/O MAP (MB95580H Series)	Corrected the R/W attribute of the CMDR register. $\mbox{R/W} \rightarrow \mbox{R}$
		Corrected the R/W attribute of the WDTH register. $\mbox{R/W} \rightarrow \mbox{R}$
		Corrected the R/W attribute of the WDTL register. $\text{R/W} \rightarrow \text{R}$
46	■ ELECTRICAL CHARACTERISTICS  1. Absolute Maximum Ratings	Corrected the rating of the parameter ""L" level total maximum output current". $48 \rightarrow 100$
		Corrected the rating of the parameter ""H" level total maximum output current". $48 \rightarrow -100$
48	2. Recommended Operating Conditions	Revised note *2. The value is 2.88 V when the low-voltage detection reset is used.  →
		The minimum power supply voltage becomes 2.18 V when a product with the low-voltage detection reset is used.
		Corrected the following statement in note *3.  The decoupling capacitor for the Vcc pin must have a capacitance larger than Cs.
		→ The decoupling capacitor for the Vcc pin must have a capacitance equal to or larger than the capacitance of Cs.
		Revised the remark in "• DBG/RST/C pins connection diagram".

Page	Section	Details
49	3. DC Characteristics	Revised the remark of the parameter "Input leak current (Hi-Z output leak current)".  When pull-up resistance is disabled  →  When the internal pull-up resistor is disabled
		Renamed the parameter "Pull-up resistance" to "Internal pull-up resistor".
		Revised the remark of the parameter "Internal pull-up resistor".  When pull-up resistance is enabled  →  When the internal pull-up resistor is enabled
53	AC Characteristics     (1) Clock Timing	Corrected the pin names of the parameter "Input clock rising time and falling time". $X0 \rightarrow X0, X0A$ $X0, X1 \rightarrow X0, X1, X0A, X1A$

• Major changes from third edition to fourth edition

Page	Section	Details
23 to 26	■ HANDLING PRECAUTIONS	New section
35	■ I/O MAP (MB95560H Series)	Corrected the R/W attribute of the CMDR register. $\mbox{R/W} \rightarrow \mbox{R}$
52	■ ELECTRICAL CHARACTERISTICS 4. AC Characteristics (1) Clock Timing	Corrected the operating conditions of FCRH of the parameter "Clock frequency". $0 \text{ °C} \leq T_A < +70 \text{ °C}$ $\rightarrow$ $0 \text{ °C} \leq T_A \leq +70 \text{ °C}$ $+70 \text{ °C} \leq T_A \leq +85 \text{ °C}$ $\rightarrow$ $+70 \text{ °C} \leq T_A \leq +85 \text{ °C}$ Corrected the operating conditions of FMCRPLL of the parameter "Clock frequency". $0 \text{ °C} \leq T_A < +70 \text{ °C}$ $\rightarrow$ $0 \text{ °C} \leq T_A \leq +70 \text{ °C}$ $\rightarrow$ $0 \text{ °C} \leq T_A \leq +85 \text{ °C}$ $\rightarrow$ $+70 \text{ °C} \leq T_A < +85 \text{ °C}$ $\rightarrow$ $+70 \text{ °C} < T_A \leq +85 \text{ °C}$
68	A/D Converter     A/D Converter Electrical     Characteristics	Corrected the symbol of the parameter "Zero transition voltage". $Vo\tau \to Vo\tau$
69	<ul> <li>5. A/D Converter</li> <li>(2) Notes on Using A/D Converter</li> <li>Analog input equivalent circuit</li> </ul>	Corrected the range of Vcc. $2.7 \text{ V} \leq \text{Vcc} < 5.5 \text{ V}$ $\rightarrow$ $2.7 \text{ V} \leq \text{Vcc} < 4.5 \text{ V}$ Corrected the values of R. $3.3 \text{ k}\Omega \rightarrow 1.45 \text{ k}\Omega$ $5.7 \text{ k}\Omega \rightarrow 2.7 \text{ k}\Omega$
70, 71	<ul><li>5. A/D Converter</li><li>(3) Definitions of A/D Converter Terms</li></ul>	Corrected the symbol of the zero transition voltage. $V_{\text{OT}} \rightarrow V_{\text{OT}}$

### **FUJITSU SEMICONDUCTOR LIMITED**

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan

Tel: +81-45-415-5858 http://jp.fujitsu.com/fsl/en/

For further information please contact:

#### North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://us.fujitsu.com/micro/

#### **Europe**

FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/semiconductor/

#### Korea

FUJITSU SEMICONDUCTOR KOREA LTD. 902 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://www.fujitsu.com/kr/fsk/

#### **Asia Pacific**

FUJITSU SEMICONDUCTOR ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel: +65-6281-0770 Fax: +65-6281-0220 http://sg.fujitsu.com/semiconductor/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. 30F, Kerry Parkside, 1155 Fang Dian Road, Pudong District, Shanghai 201204, China
Tel: +86-21-6146-3688 Fax: +86-21-6146-3660
http://cn.fujitsu.com/fss/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. 2/F, Green 18 Building, Hong Kong Science Park, Shatin, N.T., Hong Kong
Tel: +852-2736-3232 Fax: +852-2314-4207

http://cn.fujitsu.com/fsp/

#### All Rights Reserved.

FUJITSU SEMICONDUCTOR LIMITED, its subsidiaries and affiliates (collectively, "FUJITSU SEMICONDUCTOR") reserves the right to make changes to the information contained in this document without notice. Please contact your FUJITSU SEMICONDUCTOR sales representatives before order of FUJITSU SEMICONDUCTOR device.

Information contained in this document, such as descriptions of function and application circuit examples is presented solely for reference to examples of operations and uses of FUJITSU SEMICONDUCTOR device. FUJITSU SEMICONDUCTOR disclaims any and all warranties of any kind, whether express or implied, related to such information, including, without limitation, quality, accuracy, performance, proper operation of the device or non-infringement. If you develop equipment or product incorporating the FUJITSU SEMICONDUCTOR device based on such information, you must assume any responsibility or liability arising out of or in connection with such information or any use thereof. FUJITSU SEMICONDUCTOR assumes no responsibility or liability for any damages whatsoever arising out of or in connection with such information or any use thereof.

Nothing contained in this document shall be construed as granting or conferring any right under any patents, copyrights, or any other intellectual property rights of FUJITSU SEMICONDUCTOR or any third party by license or otherwise, express or implied. FUJITSU SEMICONDUCTOR assumes no responsibility or liability for any infringement of any intellectual property rights or other rights of third parties resulting from or in connection with the information contained herein or use thereof.

The products described in this document are designed, developed and manufactured as contemplated for general use including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high levels of safety is secured, could lead directly to death, personal injury, severe physical damage or other loss (including, without limitation, use in nuclear facility, aircraft flight control system, air traffic control system, mass transport control system, medical life support system and military application), or (2) for use requiring extremely high level of reliability (including, without limitation, submersible repeater and artificial satellite). FUJITSU SEMICONDUCTOR shall not be liable for you and/or any third party for any claims or damages arising out of or in connection with above-mentioned uses of the products

arising out of or in connection with above-mentioned uses of the products.

Any semiconductor devices fail or malfunction with some probability. You are responsible for providing adequate designs and safeguards against injury, damage or loss from such failures or malfunctions, by incorporating safety design measures into your facility, equipments and products such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

operating conditions.

The products and technical information described in this document are subject to the Foreign Exchange and Foreign Trade Control Law of Japan, and may be subject to export or import laws or regulations in U.S. or other countries. You are responsible for ensuring compliance with such laws and regulations relating to export or re-export of the products and technical information described herein. All company names, brand names and trademarks herein are property of their respective owners.

Edited: Sales Promotion Department