

# 16-bit Proprietary Microcontroller

CMOS

## F<sup>2</sup>MC-16FX MB96350 Series

**MB96F353/F355 \*1**  
**MB96F356**

### ■ DESCRIPTION

MB96350 series is based on Fujitsu's advanced 16FX architecture (16-bit with instruction pipeline for RISC-like performance). The CPU uses the same instruction set as the established 16LX series - thus allowing for easy migration of 16LX Software to the new 16FX products. 16FX improvements compared to the previous generation include significantly improved performance - even at the same operation frequency, reduced power consumption and faster start-up time.

For highest processing speed at optimized power consumption an internal PLL can be selected to supply the CPU with up to 56MHz operation frequency from an external 4MHz resonator. The result is a minimum instruction cycle time of 17.8ns going together with excellent EMI behavior. An on-chip clock modulation circuit significantly reduces emission peaks in the frequency spectrum. The emitted power is minimized by the on-chip voltage regulator that reduces the internal CPU voltage. A flexible clock tree allows to select suitable operation frequencies for peripheral resources independent of the CPU speed.

**\*1: These devices are under development and specification is preliminary. These products under development may change its specification without notice.**

Note: F<sup>2</sup>MC is the abbreviation of Fujitsu Flexible Microcontroller

For the information for microcontroller support, see the following web site.

<http://edevic.fujitsu.com/micom/en-support/>

# MB96350 Series

## ■ FEATURES

| Feature                   | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
|---------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Technology                | <ul style="list-style-type: none"><li>• 0.18μm CMOS</li></ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| CPU                       | <ul style="list-style-type: none"><li>• F<sup>2</sup>MC-16FX CPU</li><li>• Up to 56 MHz internal, 17.8 ns instruction cycle time</li><li>• Optimized instruction set for controller applications (bit, byte, word and long-word data types; 23 different addressing modes; barrel shift; variety of pointers)</li><li>• 8-byte instruction execution queue</li><li>• Signed multiply (16-bit × 16-bit) and divide (32-bit/16-bit) instructions available</li></ul>                                                                                                                                                                                                                                                                                        |
| System clock              | <ul style="list-style-type: none"><li>• On-chip PLL clock multiplier (x1 - x25, x1 when PLL stop)</li><li>• 3 MHz - 16 MHz external crystal oscillator clock (maximum frequency when using ceramic resonator depends on Q-factor).</li><li>• Up to 56 MHz external clock</li><li>• 32-100 kHz subsystem quartz clock</li><li>• 100kHz/2MHz internal RC clock for quick and safe startup, oscillator stop detection, watchdog</li><li>• Clock source selectable from main- and subclock oscillator (part number suffix "W") and on-chip RC oscillator, independently for CPU and 2 clock domains of peripherals.</li><li>• Low Power Consumption - 13 operating modes : (different Run, Sleep, Timer modes, Stop mode)</li><li>• Clock modulator</li></ul> |
| On-chip voltage regulator | <ul style="list-style-type: none"><li>• Internal voltage regulator supports reduced internal MCU voltage, offering low EMI and low power consumption figures</li></ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| Low voltage reset         | <ul style="list-style-type: none"><li>• Reset is generated when supply voltage is below minimum.</li></ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| Code Security             | <ul style="list-style-type: none"><li>• Protects ROM content from unintended read-out</li></ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| Memory Patch Function     | <ul style="list-style-type: none"><li>• Replaces ROM content</li><li>• Can also be used to implement embedded debug support</li></ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| DMA                       | <ul style="list-style-type: none"><li>• Automatic transfer function independent of CPU, can be assigned freely to resources</li></ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| Interrupts                | <ul style="list-style-type: none"><li>• Fast Interrupt processing</li><li>• 8 programmable priority levels</li><li>• Non-Maskable Interrupt (NMI)</li></ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| Timers                    | <ul style="list-style-type: none"><li>• Three independent clock timers (23-bit RC clock timer, 23-bit Main clock timer, 17-bit Sub clock timer)</li><li>• Watchdog Timer</li></ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |

# MB96350 Series

| Feature                      | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CAN                          | <ul style="list-style-type: none"> <li>• Supports CAN protocol version 2.0 part A and B</li> <li>• ISO16845 certified</li> <li>• Bit rates up to 1 Mbit/s</li> <li>• 32 message objects</li> <li>• Each message object has its own identifier mask</li> <li>• Programmable FIFO mode (concatenation of message objects)</li> <li>• Maskable interrupt</li> <li>• Disabled Automatic Retransmission mode for Time Triggered CAN applications</li> <li>• Programmable loop-back mode for self-test operation</li> </ul> |
| USART                        | <ul style="list-style-type: none"> <li>• Full duplex USARTs (SCI/LIN)</li> <li>• Wide range of baud rate settings using a dedicated reload timer</li> <li>• Special synchronous options for adapting to different synchronous serial protocols</li> <li>• LIN functionality working either as master or slave LIN device</li> </ul>                                                                                                                                                                                   |
| I <sup>2</sup> C             | <ul style="list-style-type: none"> <li>• Up to 400 kbps</li> <li>• Master and Slave functionality, 8-bit and 10-bit addressing</li> </ul>                                                                                                                                                                                                                                                                                                                                                                             |
| A/D converter                | <ul style="list-style-type: none"> <li>• SAR-type</li> <li>• 10-bit resolution</li> <li>• Signals interrupt on conversion end, single conversion mode, continuous conversion mode, stop conversion mode, activation by software, external trigger or reload timer</li> </ul>                                                                                                                                                                                                                                          |
| Reload Timers                | <ul style="list-style-type: none"> <li>• 16-bit wide</li> <li>• Prescaler with <math>1/2^1</math>, <math>1/2^2</math>, <math>1/2^3</math>, <math>1/2^4</math>, <math>1/2^5</math>, <math>1/2^6</math> of peripheral clock frequency</li> <li>• Event count function</li> </ul>                                                                                                                                                                                                                                        |
| Free Running Timers          | <ul style="list-style-type: none"> <li>• Signals an interrupt on overflow, supports timer clear upon match with Output Compare (0, 4), Prescaler with 1, <math>1/2^1</math>, <math>1/2^2</math>, <math>1/2^3</math>, <math>1/2^4</math>, <math>1/2^5</math>, <math>1/2^6</math>, <math>1/2^7</math>, <math>1/2^8</math> of peripheral clock frequency</li> </ul>                                                                                                                                                      |
| Input Capture Units          | <ul style="list-style-type: none"> <li>• 16-bit wide</li> <li>• Signals an interrupt upon external event</li> <li>• Rising edge, falling edge or rising &amp; falling edge sensitive</li> </ul>                                                                                                                                                                                                                                                                                                                       |
| Output Compare Units         | <ul style="list-style-type: none"> <li>• 16-bit wide</li> <li>• Signals an interrupt when a match with 16-bit I/O Timer occurs</li> <li>• A pair of compare registers can be used to generate an output signal.</li> </ul>                                                                                                                                                                                                                                                                                            |
| Programmable Pulse Generator | <ul style="list-style-type: none"> <li>• 16-bit down counter, cycle and duty setting registers</li> <li>• Interrupt at trigger, counter borrow and/or duty match</li> <li>• PWM operation and one-shot operation</li> <li>• Internal prescaler allows 1, 1/4, 1/16, 1/64 of peripheral clock as counter clock and Reload timer overflow as clock input</li> <li>• Can be triggered by software or reload timer</li> </ul>                                                                                             |

# MB96350 Series

| Feature                | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Real Time Clock        | <ul style="list-style-type: none"> <li>• Can be clocked either from sub oscillator (devices with part number suffix “W”), main oscillator or from the RC oscillator</li> <li>• Facility to correct oscillation deviation of Sub clock or RC oscillator clock (clock calibration)</li> <li>• Read/write accessible second/minute/hour registers</li> <li>• Can signal interrupts every half second/second/minute/hour/day</li> <li>• Internal clock divider and prescaler provide exact 1s clock</li> </ul>                            |
| External Interrupts    | <ul style="list-style-type: none"> <li>• Edge sensitive or level sensitive</li> <li>• Interrupt mask and pending bit per channel</li> <li>• Each available CAN channel RX has an external interrupt for wake-up</li> <li>• Selected USART channels SIN have an external interrupt for wake-up</li> </ul>                                                                                                                                                                                                                              |
| Non Maskable Interrupt | <ul style="list-style-type: none"> <li>• Disabled after reset</li> <li>• Once enabled, can not be disabled other than by reset.</li> <li>• Level high or level low sensitive</li> <li>• Pin shared with external interrupt 0.</li> </ul>                                                                                                                                                                                                                                                                                              |
| External bus interface | <ul style="list-style-type: none"> <li>• 8-bit or 16-bit bidirectional data</li> <li>• Up to 24-bit addresses</li> <li>• 6 chip select signals</li> <li>• Multiplexed address/data lines</li> <li>• Wait state request</li> <li>• External bus master possible</li> <li>• Timing programmable</li> </ul>                                                                                                                                                                                                                              |
| I/O Ports              | <ul style="list-style-type: none"> <li>• Virtually all external pins can be used as general purpose I/O</li> <li>• All push-pull outputs (except when used as I2C SDA/SCL line)</li> <li>• Bit-wise programmable as input/output or peripheral signal</li> <li>• Bit-wise programmable input enable</li> <li>• Bit-wise programmable input levels: Automotive / CMOS-Schmitt trigger / TTL</li> <li>• Bit-wise programmable pull-up resistor</li> <li>• Bit-wise programmable output driving strength for EMI optimization</li> </ul> |
| Packages               | <ul style="list-style-type: none"> <li>• 64-pin plastic LQFP M23/M24</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                       |

# MB96350 Series

| Feature      | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
|--------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Flash Memory | <ul style="list-style-type: none"><li>• Supports automatic programming, Embedded Algorithm</li><li>• Write/Erase/Erase-Suspend/Resume commands</li><li>• A flag indicating completion of the algorithm</li><li>• Number of erase cycles: 10,000 times</li><li>• Data retention time: 20 years</li><li>• Erase can be performed on each sector individually</li><li>• Sector protection</li><li>• Flash Security feature to protect the content of the Flash</li><li>• Low voltage detection during Flash erase</li></ul> |

# MB96350 Series

## ■ PRODUCT LINEUP

|                                           |      |                                                                        |                                                                        |
|-------------------------------------------|------|------------------------------------------------------------------------|------------------------------------------------------------------------|
| Features                                  |      | MB96V300B                                                              | MB96(F)35x                                                             |
| Product type                              |      | Evaluation sample                                                      | Flash product: MB96F35x<br>Mask ROM product: MB9635x                   |
| Product options                           |      |                                                                        |                                                                        |
| YS                                        |      | NA                                                                     | Low voltage reset persistently on / Single clock devices               |
| RS                                        |      |                                                                        | Low voltage reset can be disabled / Single clock devices               |
| YW                                        |      |                                                                        | Low voltage reset persistently on / Dual clock devices                 |
| RW                                        |      |                                                                        | Low voltage reset can be disabled / Dual clock devices                 |
| AS                                        |      |                                                                        | No CAN / Low voltage reset can be disabled / Single clock devices      |
| AW                                        |      |                                                                        | No CAN / Low voltage reset can be disabled / Dual clock devices        |
| Flash/<br>ROM                             | RAM  |                                                                        |                                                                        |
| 96KB                                      | 8KB  | ROM/Flash<br>memory emulation<br>by external RAM,<br>92KB internal RAM | MB96F353R, MB96F353A *1                                                |
| 160KB                                     | 8KB  |                                                                        | MB96F355R, MB96F355A *1                                                |
| 288KB                                     | 12KB |                                                                        | MB96F356Y, MB96F356R, MB96F356A                                        |
| Package                                   |      | BGA416                                                                 | FPT-64P-M23/24                                                         |
| DMA                                       |      | 16 channels                                                            | 4 channels                                                             |
| USART                                     |      | 10 channels                                                            | 4 channels                                                             |
| I2C                                       |      | 2 channels                                                             | 1 channel                                                              |
| A/D Converter                             |      | 40 channels                                                            | 15 channels                                                            |
| A/D Converter Reference<br>Voltage switch |      | yes                                                                    | No                                                                     |
| 16-bit Reload Timer                       |      | 6 channels + 1<br>channel (for PPG)                                    | 4 channels + 1 channel (for PPG)                                       |
| 16-bit Free-Running<br>Timer              |      | 4 channels                                                             | 4 channels (2 channels with external clock input pin)                  |
| 16-bit Output Compare                     |      | 12 channels                                                            | 4 channels                                                             |
| 16-bit Input Capture                      |      | 12 channels                                                            | 6 channels (plus 2 channels for LIN USART)                             |
| 16-bit Programmable<br>Pulse Generator    |      | 20 channels                                                            | 20 channels                                                            |
| CAN Interface                             |      | 5 channels                                                             | MB96F35xA: no<br>MB96F353R/F355R: 1 channel<br>MB96F356Y/R: 2 channels |
| External Interrupts                       |      | 16 channels                                                            | 13 channels                                                            |
| Non-Maskable Interrupt                    |      | 1 channel                                                              |                                                                        |

# MB96350 Series


| Features               | MB96V300B  | MB96(F)35x                                                             |
|------------------------|------------|------------------------------------------------------------------------|
| Real Time Clock        | 1          |                                                                        |
| I/O Ports              | 136        | 49 for part number with suffix "W", 51 for part number with suffix "S" |
| External bus interface | Yes        |                                                                        |
| Chip select            | 6 signals  |                                                                        |
| Clock output function  | 2 channels |                                                                        |
| Low voltage reset      | Yes        |                                                                        |
| On-chip RC-oscillator  | Yes        |                                                                        |

\*1: These devices are under development and specification is preliminary. These products under development may change its specification without notice.

# MB96350 Series

## ■ BLOCK DIAGRAM


Block diagram of MB96(F)35x



# MB96350 Series

## PIN ASSIGNMENTS

### Pin assignment of MB96(F)35x



#### Remark:

MB96(F)35x products are pin-compatible to F<sup>2</sup>MC-16LX family MB90350 series.

# MB96350 Series

## ■ PIN FUNCTION DESCRIPTION

### Pin Function description (1 of 2)

| Pin name         | Feature               | Description                                                                    |
|------------------|-----------------------|--------------------------------------------------------------------------------|
| ADn              | External bus          | External bus interface (multiplexed mode) address output and data input/output |
| ADTG_R           | ADC                   | Relocated A/D converter trigger input                                          |
| ALE              | External bus          | External bus Address Latch Enable output                                       |
| An               | External bus          | External bus address output                                                    |
| ANn              | ADC                   | A/D converter channel n input                                                  |
| AV <sub>CC</sub> | Supply                | Analog circuits power supply                                                   |
| AVRH             | ADC                   | A/D converter high reference voltage input                                     |
| AV <sub>SS</sub> | Supply                | Analog circuits power supply                                                   |
| C                | Voltage regulator     | Internally regulated power supply stabilization capacitor pin                  |
| CKOTn            | Clock output function | Clock Output function n output                                                 |
| CKOTn_R          | Clock output function | Relocated Clock Output function n output                                       |
| CKOTXn           | Clock output function | Clock Output function n inverted output                                        |
| ECLK             | External bus          | External bus clock output                                                      |
| CSn_R            | External bus          | Relocated External bus chip select n output                                    |
| FRCKn            | Free Running Timer    | Free Running Timer n input                                                     |
| HAKX             | External bus          | External bus Hold Acknowledge                                                  |
| HRQ              | External bus          | External bus Hold Request                                                      |
| INn              | ICU                   | Input Capture Unit n input                                                     |
| INTn             | External Interrupt    | External Interrupt n input                                                     |
| INTn_R           | External Interrupt    | Relocated External Interrupt n input                                           |
| MDn              | Core                  | Input pins for specifying the operating mode.                                  |
| NMI_R            | External Interrupt    | Relocated Non-Maskable Interrupt input                                         |
| OUTn             | OCU                   | Output Compare Unit n waveform output                                          |
| Pxx_n            | GPIO                  | General purpose IO                                                             |
| PPGn             | PPG                   | Programmable Pulse Generator n output                                          |
| PPGn_R           | PPG                   | Relocated Programmable Pulse Generator n output                                |
| RDX              | External bus          | External bus interface read strobe output                                      |
| RDY              | External bus          | External bus interface external wait state request input                       |

# MB96350 Series

## Pin Function description (2 of 2)

| Pin name        | Feature      | Description                                                   |
|-----------------|--------------|---------------------------------------------------------------|
| RSTX            | Core         | Reset input                                                   |
| RXn             | CAN          | CAN interface n RX input                                      |
| SCKn            | USART        | USART n serial clock input/output                             |
| SCKn_R          | USART        | Relocated USART n serial clock input/output                   |
| SCLn            | I2C          | I2C interface n clock I/O input/output                        |
| SDAn            | I2C          | I2C interface n serial data I/O input/output                  |
| SINn            | USART        | USART n serial data input                                     |
| SINn_R          | USART        | Relocated USART n serial data input                           |
| SOTn            | USART        | USART n serial data output                                    |
| SOTn_R          | USART        | Relocated USART n serial data output                          |
| TINn            | Reload Timer | Reload Timer n event input                                    |
| TINn_R          | Reload Timer | Relocated Reload Timer n event input                          |
| TOTn            | Reload Timer | Reload Timer n output                                         |
| TOTn_R          | Reload Timer | Relocated Reload Timer n output                               |
| TTGn            | PPG          | Programmable Pulse Generator n trigger input                  |
| TTGn_R          | PPG          | Relocated Programmable Pulse Generator n trigger input        |
| TXn             | CAN          | CAN interface n TX output                                     |
| V <sub>CC</sub> | Supply       | Power supply                                                  |
| V <sub>SS</sub> | Supply       | Power supply                                                  |
| WOT             | RTC          | Real Timer clock output                                       |
| WRHX            | External bus | External bus High byte write strobe output                    |
| WRLX/WRX        | External bus | External bus Low byte / Word write strobe output              |
| X0              | Clock        | Oscillator input                                              |
| X0A             | Clock        | Subclock Oscillator input (only for devices with suffix "W")  |
| X1              | Clock        | Oscillator output                                             |
| X1A             | Clock        | Subclock Oscillator output (only for devices with suffix "W") |

# MB96350 Series

## ■ PIN CIRCUIT TYPE

### Pin circuit types

| FPT-64P-M23/24 |                            |
|----------------|----------------------------|
| Pin no.        | Circuit type <sup>*1</sup> |
| 1              | Supply                     |
| 2              | G                          |
| 3 to 15        | I                          |
| 16,17          | H                          |
| 18             | Supply                     |
| 19,20          | B <sup>*2</sup>            |
| 19,20          | H <sup>*3</sup>            |
| 21 to 23       | C                          |
| 24 to 44       | H                          |
| 45             | E                          |
| 46,47          | A                          |
| 48,49          | Supply                     |
| 50             | F                          |
| 51             | H                          |
| 52,53          | N                          |
| 54 to 61       | H                          |
| 62,63          | I                          |
| 64             | Supply                     |

\*1: Please refer to “■ I/O CIRCUIT TYPE” for details on the I/O circuit types

\*2: Devices with suffix “W”




\*3: Devices without suffix “W”

# MB96350 Series



## ■ I/O CIRCUIT TYPE

| Type | Circuit | Remarks                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| A    |         | <p>High-speed oscillation circuit:</p> <ul style="list-style-type: none"> <li>• Programmable between oscillation mode (external crystal or resonator connected to X0/X1 pins) and Fast external Clock Input (FCI) mode (external clock connected to X0 pin)</li> <li>• Programmable feedback resistor = approx. <math>2 \times 0.5 \text{ M}\Omega</math>. Feedback resistor is grounded in the center when the oscillator is disabled or in FCI mode</li> </ul> |
| B    |         | <p>Low-speed oscillation circuit:</p> <ul style="list-style-type: none"> <li>• Programmable feedback resistor = approx. <math>2 \times 5 \text{ M}\Omega</math>. Feedback resistor is grounded in the center when the oscillator is disabled</li> </ul>                                                                                                                                                                                                          |
| C    |         | <ul style="list-style-type: none"> <li>• Mask ROM and EVA device: CMOS Hysteresis input pin</li> <li>• Flash device: CMOS input pin</li> </ul>                                                                                                                                                                                                                                                                                                                   |
| E    |         | <ul style="list-style-type: none"> <li>• CMOS Hysteresis input pin</li> <li>• Pull-up resistor value: approx. <math>50 \text{ k}\Omega</math></li> </ul>                                                                                                                                                                                                                                                                                                         |

# MB96350 Series

| Type | Circuit                                                                            | Remarks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|------|------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| F    |   | <ul style="list-style-type: none"> <li>Power supply input protection circuit</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| G    |   | <ul style="list-style-type: none"> <li>A/D converter ref+ (AVRH) power supply input pin with protection circuit</li> <li>Flash devices do not have a protection circuit against VCC for pin AVRH</li> </ul>                                                                                                                                                                                                                                                                                                                                                                               |
| H    |  | <ul style="list-style-type: none"> <li>CMOS level output (programmable <math>I_{OL} = 5\text{mA}</math>, <math>I_{OH} = -5\text{mA}</math> and <math>I_{OL} = 2\text{mA}</math>, <math>I_{OH} = -2\text{mA}</math>)</li> <li>2 different CMOS hysteresis inputs with input shutdown function</li> <li>Automotive input with input shutdown function</li> <li>TTL input with input shutdown function</li> <li>Programmable pull-up resistor: 50k<math>\Omega</math> approx.</li> </ul> <p>* MB96F353/F355:<br/>Only Automotive input and CMOS hysteresis input (0.7/0.3) are supported</p> |

# MB96350 Series

| Type | Circuit                                                                                                                                                                                                                                                                                          | Remarks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| I    |  <p>Pull-up control</p> <p>Pout</p> <p>Nout</p> <p>R</p> <p>Standby control for input shutdown</p> <p>Hysteresis input</p> <p>Hysteresis input</p> <p>Automotive input</p> <p>TTL input</p> <p>Analog input</p> | <ul style="list-style-type: none"> <li>• CMOS level output (programmable <math>I_{OL} = 5\text{mA}</math>, <math>I_{OH} = -5\text{mA}</math> and <math>I_{OL} = 2\text{mA}</math>, <math>I_{OH} = -2\text{mA}</math>)</li> <li>• 2 different CMOS hysteresis inputs with input shutdown function</li> <li>• Automotive input with input shutdown function</li> <li>• TTL input with input shutdown function.</li> <li>• Programmable pull-up resistor: <math>50\text{k}\Omega</math> approx.</li> <li>• Analog input</li> </ul> <p>* MB96F353/F355:<br/>Only Automotive input and CMOS hysteresis input (0.7/0.3) are supported</p> |
| N    |  <p>pull-up control</p> <p>Pout</p> <p>Nout</p> <p>R</p> <p>Standby control for input shutdown</p> <p>Hysteresis input</p> <p>Hysteresis input</p> <p>Automotive input</p> <p>TTL input</p>                   | <ul style="list-style-type: none"> <li>• CMOS level output (<math>I_{OL} = 3\text{mA}</math>, <math>I_{OH} = -3\text{mA}</math>)</li> <li>• 2 different CMOS hysteresis inputs with input shutdown function</li> <li>• Automotive input with input shutdown function</li> <li>• TTL input with input shutdown function</li> <li>• Programmable pull-up resistor: <math>50\text{k}\Omega</math> approx.</li> </ul> <p>* MB96F353/F355:<br/>Only Automotive input and CMOS hysteresis input (0.7/0.3) are supported</p>                                                                                                               |

# MB96350 Series

## ■ MEMORY MAP

|                         | MB96V300B              |                                                  | MB96(F)35x                                     |                                               |
|-------------------------|------------------------|--------------------------------------------------|------------------------------------------------|-----------------------------------------------|
| FF:FFF <sub>H</sub>     | Emulation ROM          |                                                  | USER ROM /<br>External Bus <sup>*4</sup>       |                                               |
| DE:000 <sub>H</sub>     | External Bus           |                                                  | External Bus                                   |                                               |
| 10:000 <sub>H</sub>     | Boot-ROM               |                                                  | Boot-ROM                                       |                                               |
| 0F:E00 <sub>H</sub>     | Reserved               |                                                  | Reserved                                       |                                               |
| 0E:000 <sub>H</sub>     | External RAM           |                                                  | Reserved                                       |                                               |
| 02:000 <sub>H</sub>     | Internal RAM<br>bank 1 | RAMEND1 <sup>*2</sup><br>RAMSTART1 <sup>*2</sup> | Reserved<br>Internal RAM<br>bank 1<br>Reserved | RAM availability de-<br>pending on the device |
| 01:000 <sub>H</sub>     | ROM/RAM MIRROR         |                                                  | ROM/RAM MIRROR                                 |                                               |
| 00:800 <sub>H</sub>     | Internal RAM<br>bank 0 | RAMSTART0 <sup>*2</sup>                          | Internal RAM<br>bank 0<br>Reserved             | External Bus end<br>address <sup>*2</sup>     |
| RAMSTART0 <sup>*3</sup> | External Bus           |                                                  | External Bus                                   |                                               |
| 00:0C0 <sub>H</sub>     | Peripherals            |                                                  | Peripherals                                    |                                               |
| 00:0380 <sub>H</sub>    | GPR <sup>*1</sup>      |                                                  | GPR <sup>*1</sup>                              |                                               |
| 00:0180 <sub>H</sub>    | DMA                    |                                                  | DMA                                            |                                               |
| 00:0100 <sub>H</sub>    | External Bus           |                                                  | External Bus                                   |                                               |
| 00:00F0 <sub>H</sub>    | Peripheral             |                                                  | Peripheral                                     |                                               |
| 00:000 <sub>H</sub>     |                        |                                                  |                                                |                                               |

\*1: Unused GPR banks can be used as RAM area

\*2: For External Bus end address and RAMSTART/END addresses, please refer to the table on the next page.

\*3: For EVA device, RAMSTART0 depends on the configuration of the emulated device.

\*4: For details about USER ROM area, see the ■ USER ROM MEMORY MAP FOR FLASH DEVICES on the following pages.

The External Bus area and DMA area are only available if the device contains the corresponding resource.

The available RAM and ROM area depends on the device.

# MB96350 Series

## ■ RAMSTART/END AND EXTERNAL BUS END ADDRESSES

| Devices       | Bank 0<br>RAM size | Bank 1<br>RAM size | External Bus<br>end address | RAMSTART0            | RAMSTART1 | RAMEND1 |
|---------------|--------------------|--------------------|-----------------------------|----------------------|-----------|---------|
| MB96F353/F355 | 8KByte             | -                  | 00:51FF <sub>H</sub>        | 00:6240 <sub>H</sub> | -         | -       |
| MB96F356      | 12KByte            | -                  | 00:51FF <sub>H</sub>        | 00:5240 <sub>H</sub> | -         | -       |

# MB96350 Series

## ■ USER ROM MEMORY MAP FOR FLASH DEVICES

|                                 |                              | MB96F353              | MB96F355               | MB96F356               |              |
|---------------------------------|------------------------------|-----------------------|------------------------|------------------------|--------------|
| Alternative mode<br>CPU address | Flash memory<br>mode address | Flash size<br>96kByte | Flash size<br>160kByte | Flash size<br>288kByte |              |
| FF:FFFF <sub>H</sub>            | 3F:FFFF <sub>H</sub>         | S39 - 64K             | S39 - 64K              | S39 - 64K              | Flash A      |
| FF:0000 <sub>H</sub>            | 3F:0000 <sub>H</sub>         | External bus          | S38 - 64K              | S38 - 64K              |              |
| FE:FFFF <sub>H</sub>            | 3E:FFFF <sub>H</sub>         |                       | S37 - 64K              |                        |              |
| FE:0000 <sub>H</sub>            | 3E:0000 <sub>H</sub>         |                       | S36 - 64K              |                        |              |
| FD:FFFF <sub>H</sub>            | 3D:FFFF <sub>H</sub>         |                       | External bus           | External bus           | External bus |
| FD:0000 <sub>H</sub>            | 3D:0000 <sub>H</sub>         |                       |                        |                        |              |
| FC:FFFF <sub>H</sub>            | 3C:FFFF <sub>H</sub>         |                       |                        |                        |              |
| FC:0000 <sub>H</sub>            | 3C:0000 <sub>H</sub>         |                       |                        |                        |              |
| FB:FFFF <sub>H</sub>            | 3B:FFFF <sub>H</sub>         |                       |                        |                        |              |
| FB:0000 <sub>H</sub>            | 3B:0000 <sub>H</sub>         |                       |                        |                        |              |
| FA:FFFF <sub>H</sub>            | 3A:FFFF <sub>H</sub>         |                       |                        |                        |              |
| FA:0000 <sub>H</sub>            | 3A:0000 <sub>H</sub>         |                       |                        |                        |              |
| F9:FFFF <sub>H</sub>            | 39:FFFF <sub>H</sub>         |                       |                        |                        |              |
| F9:0000 <sub>H</sub>            | 39:0000 <sub>H</sub>         |                       |                        |                        |              |
| F8:FFFF <sub>H</sub>            | 38:FFFF <sub>H</sub>         | External bus          | External bus           | External bus           |              |
| F8:0000 <sub>H</sub>            | 38:0000 <sub>H</sub>         |                       |                        |                        |              |
| F7:FFFF <sub>H</sub>            | 37:FFFF <sub>H</sub>         |                       |                        |                        |              |
| F7:0000 <sub>H</sub>            | 37:0000 <sub>H</sub>         |                       |                        |                        |              |
| F6:FFFF <sub>H</sub>            | 36:FFFF <sub>H</sub>         |                       |                        |                        |              |
| F6:0000 <sub>H</sub>            | 36:0000 <sub>H</sub>         |                       |                        |                        |              |
| F5:FFFF <sub>H</sub>            | 35:FFFF <sub>H</sub>         |                       |                        |                        |              |
| F5:0000 <sub>H</sub>            | 35:0000 <sub>H</sub>         |                       |                        |                        |              |
| F4:FFFF <sub>H</sub>            | 34:FFFF <sub>H</sub>         |                       |                        |                        |              |
| F4:0000 <sub>H</sub>            | 34:0000 <sub>H</sub>         |                       |                        |                        |              |
| F3:FFFF <sub>H</sub>            | 33:FFFF <sub>H</sub>         | Reserved              | Reserved               | Reserved               |              |
| F3:0000 <sub>H</sub>            | 33:0000 <sub>H</sub>         |                       |                        |                        |              |
| F2:FFFF <sub>H</sub>            | 32:FFFF <sub>H</sub>         |                       |                        |                        |              |
| F2:0000 <sub>H</sub>            | 32:0000 <sub>H</sub>         |                       |                        |                        |              |
| F1:FFFF <sub>H</sub>            | 31:FFFF <sub>H</sub>         |                       |                        |                        |              |
| F1:0000 <sub>H</sub>            | 31:0000 <sub>H</sub>         |                       |                        |                        |              |
| F0:FFFF <sub>H</sub>            | 30:FFFF <sub>H</sub>         |                       |                        |                        |              |
| F0:0000 <sub>H</sub>            | 30:0000 <sub>H</sub>         |                       |                        |                        |              |
| E0:FFFF <sub>H</sub>            |                              |                       |                        |                        |              |
| E0:0000 <sub>H</sub>            |                              |                       |                        |                        |              |
| DF:FFFF <sub>H</sub>            |                              | Flash A               |                        |                        |              |
| DF:8000 <sub>H</sub>            |                              |                       |                        |                        |              |
| DF:7FFF <sub>H</sub>            | 1F:7FFF <sub>H</sub>         |                       |                        |                        |              |
| DF:6000 <sub>H</sub>            | 1F:6000 <sub>H</sub>         |                       |                        |                        |              |
| DF:5FFF <sub>H</sub>            | 1F:5FFF <sub>H</sub>         |                       |                        |                        |              |
| DF:4000 <sub>H</sub>            | 1F:4000 <sub>H</sub>         |                       |                        |                        |              |
| DF:3FFF <sub>H</sub>            | 1F:3FFF <sub>H</sub>         |                       |                        |                        |              |
| DF:2000 <sub>H</sub>            | 1F:2000 <sub>H</sub>         |                       |                        |                        |              |
| DF:1FFF <sub>H</sub>            | 1F:1FFF <sub>H</sub>         |                       |                        |                        |              |
| DF:0000 <sub>H</sub>            | 1F:0000 <sub>H</sub>         |                       |                        |                        |              |
| DE:FFFF <sub>H</sub>            |                              | Reserved              | Reserved               | Reserved               |              |
| DE:0000 <sub>H</sub>            |                              |                       |                        |                        |              |

\*1: Sector SA0 contains the ROM Configuration Block RCBA at CPU address DF:0000<sub>H</sub> - DF:007F<sub>H</sub>

\*1: Sector SA0 contains the ROM Configuration Block RCBA at CPU address DF:0000<sub>H</sub> - DF:007F<sub>H</sub>

# MB96350 Series

## ■ SERIAL PROGRAMMING COMMUNICATION INTERFACE

USART pins for Flash serial programming (MD[2:0] = 010)

| MB96F35x   |              |                 |
|------------|--------------|-----------------|
| Pin number | USART Number | Normal function |
| LQFP-64    |              |                 |
| 9          | USART2       | SIN2            |
| 10         |              | SOT2            |
| 11         |              | SCK2            |
| 34         | USART3       | SIN3            |
| 35         |              | SOT3            |
| 36         |              | SCK3            |
| 26         | USART7       | SIN7_R          |
| 25         |              | SOT7_R          |
| 24         |              | SCK7_R          |
| 29         | USART8       | SIN8_R          |
| 28         |              | SOT8_R          |
| 27         |              | SCK8_R          |

Note: If a Flash programmer and its software needs to use a handshaking pin, Fujitsu suggests to the tool vendor to support at least port P00\_1 on pin 25.

If handshaking is used by the tool but P00\_1 is not available in customer's application, Fujitsu suggests to the customer to check the tool manual or to contact the tool vendor for alternative handshaking pins.

# MB96350 Series

## ■ I/O MAP

I/O map MB96(F)35x (1 of 28)

| Address                                      | Register                                                  | Abbreviation<br>8-bit access | Abbreviation<br>16-bit access | Access |
|----------------------------------------------|-----------------------------------------------------------|------------------------------|-------------------------------|--------|
| 000000 <sub>H</sub>                          | I/O Port P00 - Port Data Register                         | PDR00                        |                               | R/W    |
| 000001 <sub>H</sub>                          | I/O Port P01 - Port Data Register                         | PDR01                        |                               | R/W    |
| 000002 <sub>H</sub>                          | I/O Port P02 - Port Data Register                         | PDR02                        |                               | R/W    |
| 000003 <sub>H</sub>                          | I/O Port P03 - Port Data Register                         | PDR03                        |                               | R/W    |
| 000004 <sub>H</sub>                          | I/O Port P04 - Port Data Register                         | PDR04                        |                               | R/W    |
| 000005 <sub>H</sub>                          | I/O Port P05 - Port Data Register                         | PDR05                        |                               | R/W    |
| 000006 <sub>H</sub>                          | I/O Port P06 - Port Data Register                         | PDR06                        |                               | R/W    |
| 000007 <sub>H</sub> -<br>000017 <sub>H</sub> | Reserved                                                  |                              |                               | -      |
| 000018 <sub>H</sub>                          | ADC0 - Control Status register Low                        | ADCSL                        | ADCS                          | R/W    |
| 000019 <sub>H</sub>                          | ADC0 - Control Status register High                       | ADCSH                        |                               | R/W    |
| 00001A <sub>H</sub>                          | ADC0 - Data Register Low                                  | ADCRL                        | ADCR                          | R      |
| 00001B <sub>H</sub>                          | ADC0 - Data Register High                                 | ADCRH                        |                               | R      |
| 00001C <sub>H</sub>                          | ADC0 - Setting Register                                   |                              | ADSR                          | R/W    |
| 00001D <sub>H</sub>                          | ADC0 - Setting Register                                   |                              |                               | R/W    |
| 00001E <sub>H</sub>                          | ADC0 - Extended Configuration Register                    | ADECR                        |                               | R/W    |
| 00001F <sub>H</sub>                          | Reserved                                                  |                              |                               | -      |
| 000020 <sub>H</sub>                          | FRT0 - Data register of free-running timer                |                              | TCDT0                         | R/W    |
| 000021 <sub>H</sub>                          | FRT0 - Data register of free-running timer                |                              |                               | R/W    |
| 000022 <sub>H</sub>                          | FRT0 - Control status register of free-running timer Low  | TCCSL0                       | TCCS0                         | R/W    |
| 000023 <sub>H</sub>                          | FRT0 - Control status register of free-running timer High | TCCSH0                       |                               | R/W    |
| 000024 <sub>H</sub>                          | FRT1 - Data register of free-running timer                |                              | TCDT1                         | R/W    |
| 000025 <sub>H</sub>                          | FRT1 - Data register of free-running timer                |                              |                               | R/W    |
| 000026 <sub>H</sub>                          | FRT1 - Control status register of free-running timer Low  | TCCSL1                       | TCCS1                         | R/W    |
| 000027 <sub>H</sub>                          | FRT1 - Control status register of free-running timer High | TCCSH1                       |                               | R/W    |
| 000028 <sub>H</sub> -<br>000033 <sub>H</sub> | Reserved                                                  |                              |                               | -      |

# MB96350 Series

I/O map MB96(F)35x (2 of 28)

| Address                                      | Register                             | Abbreviation<br>8-bit access | Abbreviation<br>16-bit access | Access |
|----------------------------------------------|--------------------------------------|------------------------------|-------------------------------|--------|
| 000034 <sub>H</sub>                          | OCU4 - Output Compare Control Status | OCS4                         |                               | R/W    |
| 000035 <sub>H</sub>                          | OCU5 - Output Compare Control Status | OCS5                         |                               | R/W    |
| 000036 <sub>H</sub>                          | OCU4 - Compare Register              |                              | OCCP4                         | R/W    |
| 000037 <sub>H</sub>                          | OCU4 - Compare Register              |                              |                               | R/W    |
| 000038 <sub>H</sub>                          | OCU5 - Compare Register              |                              | OCCP5                         | R/W    |
| 000039 <sub>H</sub>                          | OCU5 - Compare Register              |                              |                               | R/W    |
| 00003A <sub>H</sub>                          | OCU6 - Output Compare Control Status | OCS6                         |                               | R/W    |
| 00003B <sub>H</sub>                          | OCU7 - Output Compare Control Status | OCS7                         |                               | R/W    |
| 00003C <sub>H</sub>                          | OCU6 - Compare Register              |                              | OCCP6                         | R/W    |
| 00003D <sub>H</sub>                          | OCU6 - Compare Register              |                              |                               | R/W    |
| 00003E <sub>H</sub>                          | OCU7 - Compare Register              |                              | OCCP7                         | R/W    |
| 00003F <sub>H</sub>                          | OCU7 - Compare Register              |                              |                               | R/W    |
| 000040 <sub>H</sub>                          | ICU0/ICU1 - Control Status Register  | ICS01                        |                               | R/W    |
| 000041 <sub>H</sub>                          | ICU0/ICU1 - Edge register            | ICE01                        |                               | R/W    |
| 000042 <sub>H</sub>                          | ICU0 - Capture Register Low          | IPCPL0                       | IPCP0                         | R      |
| 000043 <sub>H</sub>                          | ICU0 - Capture Register High         | IPCPH0                       |                               | R      |
| 000044 <sub>H</sub>                          | ICU1 - Capture Register Low          | IPCPL1                       | IPCP1                         | R      |
| 000045 <sub>H</sub>                          | ICU1 - Capture Register High         | IPCPH1                       |                               | R      |
| 000046 <sub>H</sub> -<br>00004B <sub>H</sub> | Reserved                             |                              |                               |        |
| 00004C <sub>H</sub>                          | ICU4/ICU5 - Control Status Register  | ICS45                        |                               | R/W    |
| 00004D <sub>H</sub>                          | ICU4/ICU5 - Edge register            | ICE45                        |                               | R/W    |
| 00004E <sub>H</sub>                          | ICU4 - Capture Register Low          | IPCPL4                       | IPCP4                         | R      |
| 00004F <sub>H</sub>                          | ICU4 - Capture Register High         | IPCPH4                       |                               | R      |
| 000050 <sub>H</sub>                          | ICU5 - Capture Register Low          | IPCPL5                       | IPCP5                         | R      |
| 000051 <sub>H</sub>                          | ICU5 - Capture Register High         | IPCPH5                       |                               | R      |
| 000052 <sub>H</sub>                          | ICU6/ICU7 - Control Status Register  | ICS67                        |                               | R/W    |
| 000053 <sub>H</sub>                          | ICU6/ICU7 - Edge register            | ICE67                        |                               | R/W    |
| 000054 <sub>H</sub>                          | ICU6 - Capture Register Low          | IPCPL6                       | IPCP6                         | R      |
| 000055 <sub>H</sub>                          | ICU6 - Capture Register High         | IPCPH6                       |                               | R      |

# MB96350 Series

## I/O map MB96(F)35x (3 of 28)

| Address             | Register                                                | Abbreviation<br>8-bit access | Abbreviation<br>16-bit access | Access |
|---------------------|---------------------------------------------------------|------------------------------|-------------------------------|--------|
| 000056 <sub>H</sub> | ICU7 - Capture Register Low                             | IPCPL7                       | IPCP7                         | R      |
| 000057 <sub>H</sub> | ICU7 - Capture Register High                            | IPCPH7                       |                               | R      |
| 000058 <sub>H</sub> | EXTINT0 - External Interrupt Enable Register            | ENIR0                        |                               | R/W    |
| 000059 <sub>H</sub> | EXTINT0 - External Interrupt Interrupt request Register | EIRR0                        |                               | R/W    |
| 00005A <sub>H</sub> | EXTINT0 - External Interrupt Level Select Low           | ELVRL0                       | ELVR0                         | R/W    |
| 00005B <sub>H</sub> | EXTINT0 - External Interrupt Level Select High          | ELVRH0                       |                               | R/W    |
| 00005C <sub>H</sub> | EXTINT1 - External Interrupt Enable Register            | ENIR1                        |                               | R/W    |
| 00005D <sub>H</sub> | EXTINT1 - External Interrupt Interrupt request Register | EIRR1                        |                               | R/W    |
| 00005E <sub>H</sub> | EXTINT1 - External Interrupt Level Select Low           | ELVRL1                       | ELVR1                         | R/W    |
| 00005F <sub>H</sub> | EXTINT1 - External Interrupt Level Select High          | ELVRH1                       |                               | R/W    |
| 000060 <sub>H</sub> | RLT0 - Timer Control Status Register Low                | TMCSRL0                      | TMCSR0                        | R/W    |
| 000061 <sub>H</sub> | RLT0 - Timer Control Status Register High               | TMCSRH0                      |                               | R/W    |
| 000062 <sub>H</sub> | RLT0 - Reload Register - for writing                    |                              | TMRLR0                        | W      |
| 000062 <sub>H</sub> | RLT0 - Reload Register - for reading                    |                              | TMR0                          | R      |
| 000063 <sub>H</sub> | RLT0 - Reload Register - for writing                    |                              |                               | W      |
| 000063 <sub>H</sub> | RLT0 - Reload Register - for reading                    |                              |                               | R      |
| 000064 <sub>H</sub> | RLT1 - Timer Control Status Register Low                | TMCSRL1                      | TMCSR1                        | R/W    |
| 000065 <sub>H</sub> | RLT1 - Timer Control Status Register High               | TMCSRH1                      |                               | R/W    |
| 000066 <sub>H</sub> | RLT1 - Reload Register - for writing                    |                              | TMRLR1                        | W      |
| 000066 <sub>H</sub> | RLT1 - Reload Register - for reading                    |                              | TMR1                          | R      |
| 000067 <sub>H</sub> | RLT1 - Reload Register - for writing                    |                              |                               | W      |
| 000067 <sub>H</sub> | RLT1 - Reload Register - for reading                    |                              |                               | R      |
| 000068 <sub>H</sub> | RLT2 - Timer Control Status Register Low                | TMCSRL2                      | TMCSR2                        | R/W    |
| 000069 <sub>H</sub> | RLT2 - Timer Control Status Register High               | TMCSRH2                      |                               | R/W    |
| 00006A <sub>H</sub> | RLT2 - Reload Register - for writing                    |                              | TMRLR2                        | W      |
| 00006A <sub>H</sub> | RLT2 - Reload Register - for reading                    |                              | TMR2                          | R      |
| 00006B <sub>H</sub> | RLT2 - Reload Register - for writing                    |                              |                               | W      |
| 00006B <sub>H</sub> | RLT2 - Reload Register - for reading                    |                              |                               | R      |
| 00006C <sub>H</sub> | RLT3 - Timer Control Status Register Low                | TMCSRL3                      | TMCSR3                        | R/W    |

# MB96350 Series

## I/O map MB96(F)35x (4 of 28)

| Address             | Register                                                       | Abbreviation<br>8-bit access | Abbreviation<br>16-bit access | Access |
|---------------------|----------------------------------------------------------------|------------------------------|-------------------------------|--------|
| 00006D <sub>H</sub> | RLT3 - Timer Control Status Register High                      | TMCSRH3                      |                               | R/W    |
| 00006E <sub>H</sub> | RLT3 - Reload Register - for writing                           |                              | TMRLR3                        | W      |
| 00006E <sub>H</sub> | RLT3 - Reload Register - for reading                           |                              | TMR3                          | R      |
| 00006F <sub>H</sub> | RLT3 - Reload Register - for writing                           |                              |                               | W      |
| 00006F <sub>H</sub> | RLT3 - Reload Register - for reading                           |                              |                               | R      |
| 000070 <sub>H</sub> | RLT6 - Timer Control Status Register Low (dedic. RLT for PPG)  | TMCSRL6                      | TMCSR6                        | R/W    |
| 000071 <sub>H</sub> | RLT6 - Timer Control Status Register High (dedic. RLT for PPG) | TMCSRH6                      |                               | R/W    |
| 000072 <sub>H</sub> | RLT6 - Reload Register (dedic. RLT for PPG) - for writing      |                              | TMRLR6                        | W      |
| 000072 <sub>H</sub> | RLT6 - Reload Register (dedic. RLT for PPG) - for reading      |                              | TMR6                          | R      |
| 000073 <sub>H</sub> | RLT6 - Reload Register (dedic. RLT for PPG) - for writing      |                              |                               | W      |
| 000073 <sub>H</sub> | RLT6 - Reload Register (dedic. RLT for PPG) - for reading      |                              |                               | R      |
| 000074 <sub>H</sub> | PPG3-PPG0 - General Control register 1 Low                     | GCN1L0                       | GCN10                         | R/W    |
| 000075 <sub>H</sub> | PPG3-PPG0 - General Control register 1 High                    | GCN1H0                       |                               | R/W    |
| 000076 <sub>H</sub> | PPG3-PPG0 - General Control register 2 Low                     | GCN2L0                       | GCN20                         | R/W    |
| 000077 <sub>H</sub> | PPG3-PPG0 - General Control register 2 High                    | GCN2H0                       |                               | R/W    |
| 000078 <sub>H</sub> | PPG0 - Timer register                                          |                              | PTMR0                         | R      |
| 000079 <sub>H</sub> | PPG0 - Timer register                                          |                              |                               | R      |
| 00007A <sub>H</sub> | PPG0 - Period setting register                                 |                              | PCSR0                         | W      |
| 00007B <sub>H</sub> | PPG0 - Period setting register                                 |                              |                               | W      |
| 00007C <sub>H</sub> | PPG0 - Duty cycle register                                     |                              | PDUT0                         | W      |
| 00007D <sub>H</sub> | PPG0 - Duty cycle register                                     |                              |                               | W      |
| 00007E <sub>H</sub> | PPG0 - Control status register Low                             | PCNL0                        | PCN0                          | R/W    |
| 00007F <sub>H</sub> | PPG0 - Control status register High                            | PCNH0                        |                               | R/W    |
| 000080 <sub>H</sub> | PPG1 - Timer register                                          |                              | PTMR1                         | R      |
| 000081 <sub>H</sub> | PPG1 - Timer register                                          |                              |                               | R      |
| 000082 <sub>H</sub> | PPG1 - Period setting register                                 |                              | PCSR1                         | W      |

# MB96350 Series

## I/O map MB96(F)35x (5 of 28)

| Address             | Register                                    | Abbreviation<br>8-bit access | Abbreviation<br>16-bit access | Access |
|---------------------|---------------------------------------------|------------------------------|-------------------------------|--------|
| 000083 <sub>H</sub> | PPG1 - Period setting register              |                              |                               | W      |
| 000084 <sub>H</sub> | PPG1 - Duty cycle register                  |                              | PDUT1                         | W      |
| 000085 <sub>H</sub> | PPG1 - Duty cycle register                  |                              |                               | W      |
| 000086 <sub>H</sub> | PPG1 - Control status register Low          | PCNL1                        | PCN1                          | R/W    |
| 000087 <sub>H</sub> | PPG1 - Control status register High         | PCNH1                        |                               | R/W    |
| 000088 <sub>H</sub> | PPG2 - Timer register                       |                              | PTMR2                         | R      |
| 000089 <sub>H</sub> | PPG2 - Timer register                       |                              |                               | R      |
| 00008A <sub>H</sub> | PPG2 - Period setting register              |                              | PCSR2                         | W      |
| 00008B <sub>H</sub> | PPG2 - Period setting register              |                              |                               | W      |
| 00008C <sub>H</sub> | PPG2 - Duty cycle register                  |                              | PDUT2                         | W      |
| 00008D <sub>H</sub> | PPG2 - Duty cycle register                  |                              |                               | W      |
| 00008E <sub>H</sub> | PPG2 - Control status register Low          | PCNL2                        | PCN2                          | R/W    |
| 00008F <sub>H</sub> | PPG2 - Control status register High         | PCNH2                        |                               | R/W    |
| 000090 <sub>H</sub> | PPG3 - Timer register                       |                              | PTMR3                         | R      |
| 000091 <sub>H</sub> | PPG3 - Timer register                       |                              |                               | R      |
| 000092 <sub>H</sub> | PPG3 - Period setting register              |                              | PCSR3                         | W      |
| 000093 <sub>H</sub> | PPG3 - Period setting register              |                              |                               | W      |
| 000094 <sub>H</sub> | PPG3 - Duty cycle register                  |                              | PDUT3                         | W      |
| 000095 <sub>H</sub> | PPG3 - Duty cycle register                  |                              |                               | W      |
| 000096 <sub>H</sub> | PPG3 - Control status register Low          | PCNL3                        | PCN3                          | R/W    |
| 000097 <sub>H</sub> | PPG3 - Control status register High         | PCNH3                        |                               | R/W    |
| 000098 <sub>H</sub> | PPG7-PPG4 - General Control register 1 Low  | GCN1L1                       | GCN11                         | R/W    |
| 000099 <sub>H</sub> | PPG7-PPG4 - General Control register 1 High | GCN1H1                       |                               | R/W    |
| 00009A <sub>H</sub> | PPG7-PPG4 - General Control register 2 Low  | GCN2L1                       | GCN21                         | R/W    |
| 00009B <sub>H</sub> | PPG7-PPG4 - General Control register 2 High | GCN2H1                       |                               | R/W    |
| 00009C <sub>H</sub> | PPG4 - Timer register                       |                              | PTMR4                         | R      |
| 00009D <sub>H</sub> | PPG4 - Timer register                       |                              |                               | R      |
| 00009E <sub>H</sub> | PPG4 - Period setting register              |                              | PCSR4                         | W      |
| 00009F <sub>H</sub> | PPG4 - Period setting register              |                              |                               | W      |
| 0000A0 <sub>H</sub> | PPG4 - Duty cycle register                  |                              | PDUT4                         | W      |

# MB96350 Series

## I/O map MB96(F)35x (6 of 28)

| Address                                      | Register                                   | Abbreviation<br>8-bit access | Abbreviation<br>16-bit access | Access |
|----------------------------------------------|--------------------------------------------|------------------------------|-------------------------------|--------|
| 0000A1 <sub>H</sub>                          | PPG4 - Duty cycle register                 |                              |                               | W      |
| 0000A2 <sub>H</sub>                          | PPG4 - Control status register Low         | PCNL4                        | PCN4                          | R/W    |
| 0000A3 <sub>H</sub>                          | PPG4 - Control status register High        | PCNH4                        |                               | R/W    |
| 0000A4 <sub>H</sub>                          | PPG5 - Timer register                      |                              | PTMR5                         | R      |
| 0000A5 <sub>H</sub>                          | PPG5 - Timer register                      |                              |                               | R      |
| 0000A6 <sub>H</sub>                          | PPG5 - Period setting register             |                              | PCSR5                         | W      |
| 0000A7 <sub>H</sub>                          | PPG5 - Period setting register             |                              |                               | W      |
| 0000A8 <sub>H</sub>                          | PPG5 - Duty cycle register                 |                              | PDUT5                         | W      |
| 0000A9 <sub>H</sub>                          | PPG5 - Duty cycle register                 |                              |                               | W      |
| 0000AA <sub>H</sub>                          | PPG5 - Control status register Low         | PCNL5                        | PCN5                          | R/W    |
| 0000AB <sub>H</sub>                          | PPG5 - Control status register High        | PCNH5                        |                               | R/W    |
| 0000AC <sub>H</sub>                          | I2C0 - Bus Status Register                 | IBSR0                        |                               | R      |
| 0000AD <sub>H</sub>                          | I2C0 - Bus Control Register                | IBCR0                        |                               | R/W    |
| 0000AE <sub>H</sub>                          | I2C0 - Ten bit Slave address Register Low  | ITBAL0                       | ITBA0                         | R/W    |
| 0000AF <sub>H</sub>                          | I2C0 - Ten bit Slave address Register High | ITBAH0                       |                               | R/W    |
| 0000B0 <sub>H</sub>                          | I2C0 - Ten bit Address mask Register Low   | ITMKL0                       | ITMK0                         | R/W    |
| 0000B1 <sub>H</sub>                          | I2C0 - Ten bit Address mask Register High  | ITMKH0                       |                               | R/W    |
| 0000B2 <sub>H</sub>                          | I2C0 - Seven bit Slave address Register    | ISBA0                        |                               | R/W    |
| 0000B3 <sub>H</sub>                          | I2C0 - Seven bit Address mask Register     | ISMK0                        |                               | R/W    |
| 0000B4 <sub>H</sub>                          | I2C0 - Data Register                       | IDAR0                        |                               | R/W    |
| 0000B5 <sub>H</sub>                          | I2C0 - Clock Control Register              | ICCR0                        |                               | R/W    |
| 0000B6 <sub>H</sub> -<br>0000D3 <sub>H</sub> | Reserved                                   |                              |                               | -      |
| 0000D4 <sub>H</sub>                          | USART2 - Serial Mode Register              | SMR2                         |                               | R/W    |
| 0000D5 <sub>H</sub>                          | USART2 - Serial Control Register           | SCR2                         |                               | R/W    |
| 0000D6 <sub>H</sub>                          | USART2 - TX Register                       | TDR2                         |                               | W      |
| 0000D6 <sub>H</sub>                          | USART2 - RX Register                       | RDR2                         |                               | R      |
| 0000D7 <sub>H</sub>                          | USART2 - Serial Status                     | SSR2                         |                               | R/W    |
| 0000D8 <sub>H</sub>                          | USART2 - Control/Com. Register             | ECCR2                        |                               | R/W    |
| 0000D9 <sub>H</sub>                          | USART2 - Ext. Status Register              | ESCR2                        |                               | R/W    |

# MB96350 Series

## I/O map MB96(F)35x (7 of 28)

| Address                                      | Register                                      | Abbreviation<br>8-bit access | Abbreviation<br>16-bit access | Access |
|----------------------------------------------|-----------------------------------------------|------------------------------|-------------------------------|--------|
| 0000DA <sub>H</sub>                          | USART2 - Baud Rate Generator Register Low     | BGRL2                        | BGR2                          | R/W    |
| 0000DB <sub>H</sub>                          | USART2 - Baud Rate Generator Register High    | BGRH2                        |                               | R/W    |
| 0000DC <sub>H</sub>                          | USART2 - Extended Serial Interrupt Register   | ESIR2                        |                               | R/W    |
| 0000DD <sub>H</sub>                          | Reserved                                      |                              |                               | -      |
| 0000DE <sub>H</sub>                          | USART3 - Serial Mode Register                 | SMR3                         |                               | R/W    |
| 0000DF <sub>H</sub>                          | USART3 - Serial Control Register              | SCR3                         |                               | R/W    |
| 0000E0 <sub>H</sub>                          | USART3 - TX Register                          | TDR3                         |                               | W      |
| 0000E0 <sub>H</sub>                          | USART3 - RX Register                          | RDR3                         |                               | R      |
| 0000E1 <sub>H</sub>                          | USART3 - Serial Status                        | SSR3                         |                               | R/W    |
| 0000E2 <sub>H</sub>                          | USART3 - Control/Com. Register                | ECCR3                        |                               | R/W    |
| 0000E3 <sub>H</sub>                          | USART3 - Ext. Status Register                 | ESCR3                        |                               | R/W    |
| 0000E4 <sub>H</sub>                          | USART3 - Baud Rate Generator Register Low     | BGRL3                        | BGR3                          | R/W    |
| 0000E5 <sub>H</sub>                          | USART3 - Baud Rate Generator Register High    | BGRH3                        |                               | R/W    |
| 0000E6 <sub>H</sub>                          | USART3 - Extended Serial Interrupt Register   | ESIR3                        |                               | R/W    |
| 0000E7 <sub>H</sub> ~<br>0000EF <sub>H</sub> | Reserved                                      |                              |                               | -      |
| 0000F0 <sub>H</sub> ~<br>0000FF <sub>H</sub> | External Bus area                             | EXTBUS0                      |                               | R/W    |
| 000100 <sub>H</sub>                          | DMA0 - Buffer address pointer low byte        | BAPL0                        |                               | R/W    |
| 000101 <sub>H</sub>                          | DMA0 - Buffer address pointer middle byte     | BAPM0                        |                               | R/W    |
| 000102 <sub>H</sub>                          | DMA0 - Buffer address pointer high byte       | BAPH0                        |                               | R/W    |
| 000103 <sub>H</sub>                          | DMA0 - DMA control register                   | DMACS0                       |                               | R/W    |
| 000104 <sub>H</sub>                          | DMA0 - I/O register address pointer low byte  | IOAL0                        | IOA0                          | R/W    |
| 000105 <sub>H</sub>                          | DMA0 - I/O register address pointer high byte | IOAH0                        |                               | R/W    |
| 000106 <sub>H</sub>                          | DMA0 - Data counter low byte                  | DCTL0                        | DCT0                          | R/W    |
| 000107 <sub>H</sub>                          | DMA0 - Data counter high byte                 | DCTH0                        |                               | R/W    |
| 000108 <sub>H</sub>                          | DMA1 - Buffer address pointer low byte        | BAPL1                        |                               | R/W    |
| 000109 <sub>H</sub>                          | DMA1 - Buffer address pointer middle byte     | BAPM1                        |                               | R/W    |
| 00010A <sub>H</sub>                          | DMA1 - Buffer address pointer high byte       | BAPH1                        |                               | R/W    |
| 00010B <sub>H</sub>                          | DMA1 - DMA control register                   | DMACS1                       |                               | R/W    |
| 00010C <sub>H</sub>                          | DMA1 - I/O register address pointer low byte  | IOAL1                        | IOA1                          | R/W    |

# MB96350 Series

## I/O map MB96(F)35x (8 of 28)

| Address                                      | Register                                      | Abbreviation<br>8-bit access | Abbreviation<br>16-bit access | Access |
|----------------------------------------------|-----------------------------------------------|------------------------------|-------------------------------|--------|
| 00010D <sub>H</sub>                          | DMA1 - I/O register address pointer high byte | IOAH1                        |                               | R/W    |
| 00010E <sub>H</sub>                          | DMA1 - Data counter low byte                  | DCTL1                        | DCT1                          | R/W    |
| 00010F <sub>H</sub>                          | DMA1 - Data counter high byte                 | DCTH1                        |                               | R/W    |
| 000110 <sub>H</sub>                          | DMA2 - Buffer address pointer low byte        | BAPL2                        |                               | R/W    |
| 000111 <sub>H</sub>                          | DMA2 - Buffer address pointer middle byte     | BAPM2                        |                               | R/W    |
| 000112 <sub>H</sub>                          | DMA2 - Buffer address pointer high byte       | BAPH2                        |                               | R/W    |
| 000113 <sub>H</sub>                          | DMA2 - DMA control register                   | DMACS2                       |                               | R/W    |
| 000114 <sub>H</sub>                          | DMA2 - I/O register address pointer low byte  | IOAL2                        | IOA2                          | R/W    |
| 000115 <sub>H</sub>                          | DMA2 - I/O register address pointer high byte | IOAH2                        |                               | R/W    |
| 000116 <sub>H</sub>                          | DMA2 - Data counter low byte                  | DCTL2                        | DCT2                          | R/W    |
| 000117 <sub>H</sub>                          | DMA2 - Data counter high byte                 | DCTH2                        |                               | R/W    |
| 000118 <sub>H</sub>                          | DMA3 - Buffer address pointer low byte        | BAPL3                        |                               | R/W    |
| 000119 <sub>H</sub>                          | DMA3 - Buffer address pointer middle byte     | BAPM3                        |                               | R/W    |
| 00011A <sub>H</sub>                          | DMA3 - Buffer address pointer high byte       | BAPH3                        |                               | R/W    |
| 00011B <sub>H</sub>                          | DMA3 - DMA control register                   | DMACS3                       |                               | R/W    |
| 00011C <sub>H</sub>                          | DMA3 - I/O register address pointer low byte  | IOAL3                        | IOA3                          | R/W    |
| 00011D <sub>H</sub>                          | DMA3 - I/O register address pointer high byte | IOAH3                        |                               | R/W    |
| 00011E <sub>H</sub>                          | DMA3 - Data counter low byte                  | DCTL3                        | DCT3                          | R/W    |
| 00011F <sub>H</sub>                          | DMA3 - Data counter high byte                 | DCTH3                        |                               | R/W    |
| 000120 <sub>H</sub> -<br>00017F <sub>H</sub> | Reserved                                      |                              |                               | -      |
| 000180 <sub>H</sub> -<br>00037F <sub>H</sub> | CPU - General Purpose registers (RAM access)  | GPR_RAM                      |                               | R/W    |
| 000380 <sub>H</sub>                          | DMA0 - Interrupt select                       | DISEL0                       |                               | R/W    |
| 000381 <sub>H</sub>                          | DMA1 - Interrupt select                       | DISEL1                       |                               | R/W    |
| 000382 <sub>H</sub>                          | DMA2 - Interrupt select                       | DISEL2                       |                               | R/W    |
| 000383 <sub>H</sub>                          | DMA3 - Interrupt select                       | DISEL3                       |                               | R/W    |
| 000384 <sub>H</sub> -<br>00038F <sub>H</sub> | Reserved                                      |                              |                               | -      |
| 000390 <sub>H</sub>                          | DMA - Status register low byte                | DSRL                         | DSR                           | R/W    |
| 000391 <sub>H</sub>                          | DMA - Status register high byte               | DSRH                         |                               | R/W    |

# MB96350 Series

## I/O map MB96(F)35x (9 of 28)

| Address                                      | Register                                       | Abbreviation<br>8-bit access | Abbreviation<br>16-bit access | Access |
|----------------------------------------------|------------------------------------------------|------------------------------|-------------------------------|--------|
| 000392 <sub>H</sub>                          | DMA - Stop status register low byte            | DSSRL                        | DSSR                          | R/W    |
| 000393 <sub>H</sub>                          | DMA - Stop status register high byte           | DSSRH                        |                               | R/W    |
| 000394 <sub>H</sub>                          | DMA - Enable register low byte                 | DERL                         | DER                           | R/W    |
| 000395 <sub>H</sub>                          | DMA - Enable register high byte                | DERH                         |                               | R/W    |
| 000396 <sub>H</sub> -<br>00039F <sub>H</sub> | Reserved                                       |                              |                               | -      |
| 0003A0 <sub>H</sub>                          | Interrupt level register                       | ILR                          | ICR                           | R/W    |
| 0003A1 <sub>H</sub>                          | Interrupt index register                       | IDX                          |                               | R/W    |
| 0003A2 <sub>H</sub>                          | Interrupt vector table base register Low       | TBRL                         | TBR                           | R/W    |
| 0003A3 <sub>H</sub>                          | Interrupt vector table base register High      | TBRH                         |                               | R/W    |
| 0003A4 <sub>H</sub>                          | Delayed Interrupt register                     | DIRR                         |                               | R/W    |
| 0003A5 <sub>H</sub>                          | Non Maskable Interrupt register                | NMI                          |                               | R/W    |
| 0003A6 <sub>H</sub> -<br>0003AB <sub>H</sub> | Reserved                                       |                              |                               | -      |
| 0003AC <sub>H</sub>                          | EDSU communication interrupt selection Low     | EDSU2L                       | EDSU2                         | R/W    |
| 0003AD <sub>H</sub>                          | EDSU communication interrupt selection High    | EDSU2H                       |                               | R/W    |
| 0003AE <sub>H</sub>                          | ROM mirror control register                    | ROMM                         |                               | R/W    |
| 0003AF <sub>H</sub>                          | EDSU configuration register                    | EDSU                         |                               | R/W    |
| 0003B0 <sub>H</sub>                          | Memory patch control/status register ch 0/1    |                              | PFCS0                         | R/W    |
| 0003B1 <sub>H</sub>                          | Memory patch control/status register ch 0/1    |                              |                               | R/W    |
| 0003B2 <sub>H</sub>                          | Memory patch control/status register ch 2/3    |                              | PFCS1                         | R/W    |
| 0003B3 <sub>H</sub>                          | Memory patch control/status register ch 2/3    |                              |                               | R/W    |
| 0003B4 <sub>H</sub>                          | Memory patch control/status register ch 4/5    |                              | PFCS2                         | R/W    |
| 0003B5 <sub>H</sub>                          | Memory patch control/status register ch 4/5    |                              |                               | R/W    |
| 0003B6 <sub>H</sub>                          | Memory patch control/status register ch 6/7    |                              | PFCS3                         | R/W    |
| 0003B7 <sub>H</sub>                          | Memory patch control/status register ch 6/7    |                              |                               | R/W    |
| 0003B8 <sub>H</sub>                          | Memory Patch function - Patch address 0 low    | PFAL0                        |                               | R/W    |
| 0003B9 <sub>H</sub>                          | Memory Patch function - Patch address 0 middle | PFAM0                        |                               | R/W    |
| 0003BA <sub>H</sub>                          | Memory Patch function - Patch address 0 high   | PFAH0                        |                               | R/W    |
| 0003BB <sub>H</sub>                          | Memory Patch function - Patch address 1 low    | PFAL1                        |                               | R/W    |
| 0003BC <sub>H</sub>                          | Memory Patch function - Patch address 1 middle | PFAM1                        |                               | R/W    |

# MB96350 Series

## I/O map MB96(F)35x (10 of 28)

| Address             | Register                                       | Abbreviation<br>8-bit access | Abbreviation<br>16-bit access | Access |
|---------------------|------------------------------------------------|------------------------------|-------------------------------|--------|
| 0003BD <sub>H</sub> | Memory Patch function - Patch address 1 high   | PFAH1                        |                               | R/W    |
| 0003BE <sub>H</sub> | Memory Patch function - Patch address 2 low    | PFAL2                        |                               | R/W    |
| 0003BF <sub>H</sub> | Memory Patch function - Patch address 2 middle | PFAM2                        |                               | R/W    |
| 0003C0 <sub>H</sub> | Memory Patch function - Patch address 2 high   | PFAH2                        |                               | R/W    |
| 0003C1 <sub>H</sub> | Memory Patch function - Patch address 3 low    | PFAL3                        |                               | R/W    |
| 0003C2 <sub>H</sub> | Memory Patch function - Patch address 3 middle | PFAM3                        |                               | R/W    |
| 0003C3 <sub>H</sub> | Memory Patch function - Patch address 3 high   | PFAH3                        |                               | R/W    |
| 0003C4 <sub>H</sub> | Memory Patch function - Patch address 4 low    | PFAL4                        |                               | R/W    |
| 0003C5 <sub>H</sub> | Memory Patch function - Patch address 4 middle | PFAM4                        |                               | R/W    |
| 0003C6 <sub>H</sub> | Memory Patch function - Patch address 4 high   | PFAH4                        |                               | R/W    |
| 0003C7 <sub>H</sub> | Memory Patch function - Patch address 5 low    | PFAL5                        |                               | R/W    |
| 0003C8 <sub>H</sub> | Memory Patch function - Patch address 5 middle | PFAM5                        |                               | R/W    |
| 0003C9 <sub>H</sub> | Memory Patch function - Patch address 5 high   | PFAH5                        |                               | R/W    |
| 0003CA <sub>H</sub> | Memory Patch function - Patch address 6 low    | PFAL6                        |                               | R/W    |
| 0003CB <sub>H</sub> | Memory Patch function - Patch address 6 middle | PFAM6                        |                               | R/W    |
| 0003CC <sub>H</sub> | Memory Patch function - Patch address 6 high   | PFAH6                        |                               | R/W    |
| 0003CD <sub>H</sub> | Memory Patch function - Patch address 7 low    | PFAL7                        |                               | R/W    |
| 0003CE <sub>H</sub> | Memory Patch function - Patch address 7 middle | PFAM7                        |                               | R/W    |
| 0003CF <sub>H</sub> | Memory Patch function - Patch address 7 high   | PFAH7                        |                               | R/W    |
| 0003D0 <sub>H</sub> | Memory Patch function - Patch data 0 Low       | PFDL0                        | PFD0                          | R/W    |
| 0003D1 <sub>H</sub> | Memory Patch function - Patch data 0 High      | PFDH0                        |                               | R/W    |
| 0003D2 <sub>H</sub> | Memory Patch function - Patch data 1 Low       | PFDL1                        | PFD1                          | R/W    |
| 0003D3 <sub>H</sub> | Memory Patch function - Patch data 1 High      | PFDH1                        |                               | R/W    |
| 0003D4 <sub>H</sub> | Memory Patch function - Patch data 2 Low       | PFDL2                        | PFD2                          | R/W    |
| 0003D5 <sub>H</sub> | Memory Patch function - Patch data 2 High      | PFDH2                        |                               | R/W    |
| 0003D6 <sub>H</sub> | Memory Patch function - Patch data 3 Low       | PFDL3                        | PFD3                          | R/W    |
| 0003D7 <sub>H</sub> | Memory Patch function - Patch data 3 High      | PFDH3                        |                               | R/W    |
| 0003D8 <sub>H</sub> | Memory Patch function - Patch data 4 Low       | PFDL4                        | PFD4                          | R/W    |
| 0003D9 <sub>H</sub> | Memory Patch function - Patch data 4 High      | PFDH4                        |                               | R/W    |
| 0003DA <sub>H</sub> | Memory Patch function - Patch data 5 Low       | PFDL5                        | PFD5                          | R/W    |

# MB96350 Series

## I/O map MB96(F)35x (11 of 28)

| Address                                      | Register                                    | Abbreviation<br>8-bit access | Abbreviation<br>16-bit access | Access |
|----------------------------------------------|---------------------------------------------|------------------------------|-------------------------------|--------|
| 0003DB <sub>H</sub>                          | Memory Patch function - Patch data 5 High   | PFDH5                        |                               | R/W    |
| 0003DC <sub>H</sub>                          | Memory Patch function - Patch data 6 Low    | PFDL6                        | PFD6                          | R/W    |
| 0003DD <sub>H</sub>                          | Memory Patch function - Patch data 6 High   | PFDH6                        |                               | R/W    |
| 0003DE <sub>H</sub>                          | Memory Patch function - Patch data 7 Low    | PFDL7                        | PFD7                          | R/W    |
| 0003DF <sub>H</sub>                          | Memory Patch function - Patch data 7 High   | PFDH7                        |                               | R/W    |
| 0003E0 <sub>H</sub> -<br>0003F0 <sub>H</sub> | Reserved                                    |                              |                               | -      |
| 0003F1 <sub>H</sub>                          | Memory Control Status Register A            | MCSRA                        |                               | R/W    |
| 0003F2 <sub>H</sub>                          | Memory Timing Configuration Register A Low  | MTCRAL                       | MTCRA                         | R/W    |
| 0003F3 <sub>H</sub>                          | Memory Timing Configuration Register A High | MTCRAH                       |                               | R/W    |
| 0003F4 <sub>H</sub> -<br>0003F8 <sub>H</sub> | Reserved                                    |                              |                               | -      |
| 0003F9 <sub>H</sub>                          | Flash Memory Write Control register 1       | FMWC1                        |                               | R/W    |
| 0003FA <sub>H</sub>                          | Flash Memory Write Control register 2       | FMWC2                        |                               | R/W    |
| 0003FB <sub>H</sub>                          | Flash Memory Write Control register 3       | FMWC3                        |                               | R/W    |
| 0003FC <sub>H</sub>                          | Flash Memory Write Control register 4       | FMWC4                        |                               | R/W    |
| 0003FD <sub>H</sub>                          | Flash Memory Write Control register 5       | FMWC5                        |                               | R/W    |
| 0003FE <sub>H</sub> -<br>0003FF <sub>H</sub> | Reserved                                    |                              |                               | -      |
| 000400 <sub>H</sub>                          | Standby Mode control register               | SMCR                         |                               | R/W    |
| 000401 <sub>H</sub>                          | Clock select register                       | CKSR                         |                               | R/W    |
| 000402 <sub>H</sub>                          | Clock Stabilisation select register         | CKSSR                        |                               | R/W    |
| 000403 <sub>H</sub>                          | Clock monitor register                      | CKMR                         |                               | R      |
| 000404 <sub>H</sub>                          | Clock Frequency control register Low        | CKFCRL                       | CKFCR                         | R/W    |
| 000405 <sub>H</sub>                          | Clock Frequency control register High       | CKFCRH                       |                               | R/W    |
| 000406 <sub>H</sub>                          | PLL Control register Low                    | PLLCRL                       | PLLCR                         | R/W    |
| 000407 <sub>H</sub>                          | PLL Control register High                   | PLLCRH                       |                               | R/W    |
| 000408 <sub>H</sub>                          | RC clock timer control register             | RCTCR                        |                               | R/W    |
| 000409 <sub>H</sub>                          | Main clock timer control register           | MCTCR                        |                               | R/W    |
| 00040A <sub>H</sub>                          | Sub clock timer control register            | SCTCR                        |                               | R/W    |

# MB96350 Series

## I/O map MB96(F)35x (12 of 28)

| Address                                      | Register                                                  | Abbreviation<br>8-bit access | Abbreviation<br>16-bit access | Access |
|----------------------------------------------|-----------------------------------------------------------|------------------------------|-------------------------------|--------|
| 00040B <sub>H</sub>                          | Reset cause and clock status register with clear function | RCCSRC                       |                               | R      |
| 00040C <sub>H</sub>                          | Reset configuration register                              | RCR                          |                               | R/W    |
| 00040D <sub>H</sub>                          | Reset cause and clock status register                     | RCCSR                        |                               | R      |
| 00040E <sub>H</sub>                          | Watch dog timer configuration register                    | WDTC                         |                               | R/W    |
| 00040F <sub>H</sub>                          | Watch dog timer clear pattern register                    | WDTCP                        |                               | W      |
| 000410 <sub>H</sub> -<br>000414 <sub>H</sub> | Reserved                                                  |                              |                               | -      |
| 000415 <sub>H</sub>                          | Clock output activation register                          | COAR                         |                               | R/W    |
| 000416 <sub>H</sub>                          | Clock output configuration register 0                     | COCR0                        |                               | R/W    |
| 000417 <sub>H</sub>                          | Clock output configuration register 1                     | COCR1                        |                               | R/W    |
| 000418 <sub>H</sub>                          | Clock Modulator control register                          | CMCR                         |                               | R/W    |
| 000419 <sub>H</sub>                          | Reserved                                                  |                              |                               | -      |
| 00041A <sub>H</sub>                          | Clock Modulator Parameter register Low                    | CMPLR                        | CMPR                          | R/W    |
| 00041B <sub>H</sub>                          | Clock Modulator Parameter register High                   | CMPRH                        |                               | R/W    |
| 00041C <sub>H</sub> -<br>00042B <sub>H</sub> | Reserved                                                  |                              |                               | -      |
| 00042C <sub>H</sub>                          | Voltage Regulator Control register                        | VRCCR                        |                               | R/W    |
| 00042D <sub>H</sub>                          | Clock Input and LVD Control Register                      | CILCR                        |                               | R/W    |
| 00042E <sub>H</sub> -<br>00042F <sub>H</sub> | Reserved                                                  |                              |                               | -      |
| 000430 <sub>H</sub>                          | I/O Port P00 - Data Direction Register                    | DDR00                        |                               | R/W    |
| 000431 <sub>H</sub>                          | I/O Port P01 - Data Direction Register                    | DDR01                        |                               | R/W    |
| 000432 <sub>H</sub>                          | I/O Port P02 - Data Direction Register                    | DDR02                        |                               | R/W    |
| 000433 <sub>H</sub>                          | I/O Port P03 - Data Direction Register                    | DDR03                        |                               | R/W    |
| 000434 <sub>H</sub>                          | I/O Port P04 - Data Direction Register                    | DDR04                        |                               | R/W    |
| 000435 <sub>H</sub>                          | I/O Port P05 - Data Direction Register                    | DDR05                        |                               | R/W    |
| 000436 <sub>H</sub>                          | I/O Port P06 - Data Direction Register                    | DDR06                        |                               | R/W    |
| 000437 <sub>H</sub> -<br>000443 <sub>H</sub> | Reserved                                                  |                              |                               | -      |
| 000444 <sub>H</sub>                          | I/O Port P00 - Port Input Enable Register                 | PIER00                       |                               | R/W    |
| 000445 <sub>H</sub>                          | I/O Port P01 - Port Input Enable Register                 | PIER01                       |                               | R/W    |

# MB96350 Series

## I/O map MB96(F)35x (13 of 28)

| Address                                      | Register                                          | Abbreviation<br>8-bit access | Abbreviation<br>16-bit access | Access |
|----------------------------------------------|---------------------------------------------------|------------------------------|-------------------------------|--------|
| 000446 <sub>H</sub>                          | I/O Port P02 - Port Input Enable Register         | PIER02                       |                               | R/W    |
| 000447 <sub>H</sub>                          | I/O Port P03 - Port Input Enable Register         | PIER03                       |                               | R/W    |
| 000448 <sub>H</sub>                          | I/O Port P04 - Port Input Enable Register         | PIER04                       |                               | R/W    |
| 000449 <sub>H</sub>                          | I/O Port P05 - Port Input Enable Register         | PIER05                       |                               | R/W    |
| 00044A <sub>H</sub>                          | I/O Port P06 - Port Input Enable Register         | PIER06                       |                               | R/W    |
| 00044B <sub>H</sub> -<br>000457 <sub>H</sub> | Reserved                                          |                              |                               | -      |
| 000458 <sub>H</sub>                          | I/O Port P00 - Port Input Level Register          | PILR00                       |                               | R/W    |
| 000459 <sub>H</sub>                          | I/O Port P01 - Port Input Level Register          | PILR01                       |                               | R/W    |
| 00045A <sub>H</sub>                          | I/O Port P02 - Port Input Level Register          | PILR02                       |                               | R/W    |
| 00045B <sub>H</sub>                          | I/O Port P03 - Port Input Level Register          | PILR03                       |                               | R/W    |
| 00045C <sub>H</sub>                          | I/O Port P04 - Port Input Level Register          | PILR04                       |                               | R/W    |
| 00045D <sub>H</sub>                          | I/O Port P05 - Port Input Level Register          | PILR05                       |                               | R/W    |
| 00045E <sub>H</sub>                          | I/O Port P06 - Port Input Level Register          | PILR06                       |                               | R/W    |
| 00045F <sub>H</sub> -<br>00046B <sub>H</sub> | Reserved                                          |                              |                               | -      |
| 00046C <sub>H</sub>                          | I/O Port P00 - Extended Port Input Level Register | EPILR00                      |                               | R/W    |
| 00046D <sub>H</sub>                          | I/O Port P01 - Extended Port Input Level Register | EPILR01                      |                               | R/W    |
| 00046E <sub>H</sub>                          | I/O Port P02 - Extended Port Input Level Register | EPILR02                      |                               | R/W    |
| 00046F <sub>H</sub>                          | I/O Port P03 - Extended Port Input Level Register | EPILR03                      |                               | R/W    |
| 000470 <sub>H</sub>                          | I/O Port P04 - Extended Port Input Level Register | EPILR04                      |                               | R/W    |
| 000471 <sub>H</sub>                          | I/O Port P05 - Extended Port Input Level Register | EPILR05                      |                               | R/W    |
| 000472 <sub>H</sub>                          | I/O Port P06 - Extended Port Input Level Register | EPILR06                      |                               | R/W    |
| 000473 <sub>H</sub> -<br>00047F <sub>H</sub> | Reserved                                          |                              |                               | -      |
| 000480 <sub>H</sub>                          | I/O Port P00 - Port Output Drive Register         | PODR00                       |                               | R/W    |
| 000481 <sub>H</sub>                          | I/O Port P01 - Port Output Drive Register         | PODR01                       |                               | R/W    |
| 000482 <sub>H</sub>                          | I/O Port P02 - Port Output Drive Register         | PODR02                       |                               | R/W    |
| 000483 <sub>H</sub>                          | I/O Port P03 - Port Output Drive Register         | PODR03                       |                               | R/W    |
| 000484 <sub>H</sub>                          | I/O Port P04 - Port Output Drive Register         | PODR04                       |                               | R/W    |
| 000485 <sub>H</sub>                          | I/O Port P05 - Port Output Drive Register         | PODR05                       |                               | R/W    |

# MB96350 Series

## I/O map MB96(F)35x (14 of 28)

| Address                                      | Register                                         | Abbreviation<br>8-bit access | Abbreviation<br>16-bit access | Access |
|----------------------------------------------|--------------------------------------------------|------------------------------|-------------------------------|--------|
| 000486 <sub>H</sub>                          | I/O Port P06 - Port Output Drive Register        | PODR06                       |                               | R/W    |
| 000487 <sub>H</sub> -<br>0004A7 <sub>H</sub> | Reserved                                         |                              |                               | -      |
| 0004A8 <sub>H</sub>                          | I/O Port P00 - Pull-Up resistor Control Register | PUCR00                       |                               | R/W    |
| 0004A9 <sub>H</sub>                          | I/O Port P01 - Pull-Up resistor Control Register | PUCR01                       |                               | R/W    |
| 0004AA <sub>H</sub>                          | I/O Port P02 - Pull-Up resistor Control Register | PUCR02                       |                               | R/W    |
| 0004AB <sub>H</sub>                          | I/O Port P03 - Pull-Up resistor Control Register | PUCR03                       |                               | R/W    |
| 0004AC <sub>H</sub>                          | I/O Port P04 - Pull-Up resistor Control Register | PUCR04                       |                               | R/W    |
| 0004AD <sub>H</sub>                          | I/O Port P05 - Pull-Up resistor Control Register | PUCR05                       |                               | R/W    |
| 0004AE <sub>H</sub>                          | I/O Port P06 - Pull-Up resistor Control Register | PUCR06                       |                               | R/W    |
| 0004AF <sub>H</sub> -<br>0004BB <sub>H</sub> | Reserved                                         |                              |                               | -      |
| 0004BC <sub>H</sub>                          | I/O Port P00 - External Pin State Register       | EPSR00                       |                               | R      |
| 0004BD <sub>H</sub>                          | I/O Port P01 - External Pin State Register       | EPSR01                       |                               | R      |
| 0004BE <sub>H</sub>                          | I/O Port P02 - External Pin State Register       | EPSR02                       |                               | R      |
| 0004BF <sub>H</sub>                          | I/O Port P03 - External Pin State Register       | EPSR03                       |                               | R      |
| 0004C0 <sub>H</sub>                          | I/O Port P04 - External Pin State Register       | EPSR04                       |                               | R      |
| 0004C1 <sub>H</sub>                          | I/O Port P05 - External Pin State Register       | EPSR05                       |                               | R      |
| 0004C2 <sub>H</sub>                          | I/O Port P06 - External Pin State Register       | EPSR06                       |                               | R      |
| 0004C3 <sub>H</sub> -<br>0004CF <sub>H</sub> | Reserved                                         |                              |                               | -      |
| 0004D0 <sub>H</sub>                          | ADC analog input enable register 0               | ADER0                        |                               | R/W    |
| 0004D1 <sub>H</sub>                          | ADC analog input enable register 1               | ADER1                        |                               | R/W    |
| 0004D2 <sub>H</sub>                          | ADC analog input enable register 2               | ADER2                        |                               | R/W    |
| 0004D3 <sub>H</sub>                          | ADC analog input enable register 3               | ADER3                        |                               | R/W    |
| 0004D4 <sub>H</sub>                          | ADC analog input enable register 4               | ADER4                        |                               | R/W    |
| 0004D5 <sub>H</sub>                          | Reserved                                         |                              |                               | -      |
| 0004D6 <sub>H</sub>                          | Peripheral Resource Relocation Register 0        | PRRR0                        |                               | R/W    |
| 0004D7 <sub>H</sub>                          | Peripheral Resource Relocation Register 1        | PRRR1                        |                               | R/W    |
| 0004D8 <sub>H</sub>                          | Peripheral Resource Relocation Register 2        | PRRR2                        |                               | R/W    |
| 0004D9 <sub>H</sub>                          | Peripheral Resource Relocation Register 3        | PRRR3                        |                               | R/W    |

# MB96350 Series

## I/O map MB96(F)35x (15 of 28)

| Address                                      | Register                                   | Abbreviation<br>8-bit access | Abbreviation<br>16-bit access | Access |
|----------------------------------------------|--------------------------------------------|------------------------------|-------------------------------|--------|
| 0004DA <sub>H</sub>                          | Peripheral Resource Relocation Register 4  | PRRR4                        |                               | R/W    |
| 0004DB <sub>H</sub>                          | Peripheral Resource Relocation Register 5  | PRRR5                        |                               | R/W    |
| 0004DC <sub>H</sub>                          | Peripheral Resource Relocation Register 6  | PRRR6                        |                               | R/W    |
| 0004DD <sub>H</sub>                          | Peripheral Resource Relocation Register 7  | PRRR7                        |                               | R/W    |
| 0004DE <sub>H</sub>                          | Peripheral Resource Relocation Register 8  | PRRR8                        |                               | R/W    |
| 0004DF <sub>H</sub>                          | Peripheral Resource Relocation Register 9  | PRRR9                        |                               | R/W    |
| 0004E0 <sub>H</sub>                          | RTC - Sub Second Register L                | WTBRL0                       | WTBR0                         | R/W    |
| 0004E1 <sub>H</sub>                          | RTC - Sub Second Register M                | WTBRH0                       |                               | R/W    |
| 0004E2 <sub>H</sub>                          | RTC - Sub-Second Register H                | WTBR1                        |                               | R/W    |
| 0004E3 <sub>H</sub>                          | RTC - Second Register                      | WTSR                         |                               | R/W    |
| 0004E4 <sub>H</sub>                          | RTC - Minutes                              | WTMR                         |                               | R/W    |
| 0004E5 <sub>H</sub>                          | RTC - Hour                                 | WTHR                         |                               | R/W    |
| 0004E6 <sub>H</sub>                          | RTC - Timer Control Extended Register      | WTCER                        |                               | R/W    |
| 0004E7 <sub>H</sub>                          | RTC - Clock select register                | WTCKSR                       |                               | R/W    |
| 0004E8 <sub>H</sub>                          | RTC - Timer Control Register Low           | WTCRL                        | WTCR                          | R/W    |
| 0004E9 <sub>H</sub>                          | RTC - Timer Control Register High          | WTCRH                        |                               | R/W    |
| 0004EA <sub>H</sub>                          | CAL - Calibration unit Control register    | CUCR                         |                               | R/W    |
| 0004EB <sub>H</sub>                          | Reserved                                   |                              |                               | -      |
| 0004EC <sub>H</sub>                          | CAL - Duration Timer Data Register Low     | CUTDL                        | CUTD                          | R/W    |
| 0004ED <sub>H</sub>                          | CAL - Duration Timer Data Register High    | CUTDH                        |                               | R/W    |
| 0004EE <sub>H</sub>                          | CAL - Calibration Timer Register 2 Low     | CUTR2L                       | CUTR2                         | R      |
| 0004EF <sub>H</sub>                          | CAL - Calibration Timer Register 2 High    | CUTR2H                       |                               | R      |
| 0004F0 <sub>H</sub>                          | CAL - Calibration Timer Register 1 Low     | CUTR1L                       | CUTR1                         | R      |
| 0004F1 <sub>H</sub>                          | CAL - Calibration Timer Register 1 High    | CUTR1H                       |                               | R      |
| 0004F2 <sub>H</sub> -<br>0004F9 <sub>H</sub> | Reserved                                   |                              |                               | -      |
| 0004FA <sub>H</sub>                          | RLT - Timer input select (for Cascading)   | TMISR                        |                               | R/W    |
| 0004FB <sub>H</sub> -<br>0004FF <sub>H</sub> | Reserved                                   |                              |                               | -      |
| 000500 <sub>H</sub>                          | FRT2 - Data register of free-running timer |                              | TCDT2                         | R/W    |
| 000501 <sub>H</sub>                          | FRT2 - Data register of free-running timer |                              |                               | R/W    |

# MB96350 Series

## I/O map MB96(F)35x (16 of 28)

| Address                                      | Register                                                  | Abbreviation<br>8-bit access | Abbreviation<br>16-bit access | Access |
|----------------------------------------------|-----------------------------------------------------------|------------------------------|-------------------------------|--------|
| 000502 <sub>H</sub>                          | FRT2 - Control status register of free-running timer Low  | TCCSL2                       | TCCS2                         | R/W    |
| 000503 <sub>H</sub>                          | FRT2 - Control status register of free-running timer High | TCCSH2                       |                               | R/W    |
| 000504 <sub>H</sub>                          | FRT3 - Data register of free-running timer                |                              | TCDT3                         | R/W    |
| 000505 <sub>H</sub>                          | FRT3 - Data register of free-running timer                |                              |                               | R/W    |
| 000506 <sub>H</sub>                          | FRT3 - Control status register of free-running timer Low  | TCCSL3                       | TCCS3                         | R/W    |
| 000507 <sub>H</sub>                          | FRT3 - Control status register of free-running timer High | TCCSH3                       |                               | R/W    |
| 000508 <sub>H</sub> -<br>000513 <sub>H</sub> | Reserved                                                  |                              |                               | -      |
| 000514 <sub>H</sub>                          | ICU8/ICU9 - Control Status Register                       | ICS89                        |                               | R/W    |
| 000515 <sub>H</sub>                          | ICU8/ICU9 - Edge Register                                 | ICE89                        |                               | R/W    |
| 000516 <sub>H</sub>                          | ICU8 - Capture Register Low                               | IPCPL8                       | IPCP8                         | R      |
| 000517 <sub>H</sub>                          | ICU8 - Capture Register High                              | IPCPH8                       |                               | R      |
| 000518 <sub>H</sub>                          | ICU9 - Capture Register Low                               | IPCPL9                       | IPCP9                         | R      |
| 000519 <sub>H</sub>                          | ICU9 - Capture Register High                              | IPCPH9                       |                               | R      |
| 00051A <sub>H</sub>                          | ICU10/ICU11 - Control Status Register                     | ICS1011                      |                               | R/W    |
| 00051B <sub>H</sub>                          | ICU10/ICU11 - Edge Register                               | ICE1011                      |                               | R/W    |
| 00051C <sub>H</sub>                          | ICU10 - Capture Register Low                              | IPCPL10                      | IPCP10                        | R      |
| 00051D <sub>H</sub>                          | ICU10 - Capture Register High                             | IPCPH10                      |                               | R      |
| 00051E <sub>H</sub>                          | ICU11 - Capture Register Low                              | IPCPL11                      | IPCP11                        | R      |
| 00051F <sub>H</sub>                          | ICU11 - Capture Register High                             | IPCPH11                      |                               | R      |
| 000520 <sub>H</sub> -<br>00053D <sub>H</sub> | Reserved                                                  |                              |                               | -      |
| 00053E <sub>H</sub>                          | USART7 - Serial Mode Register                             | SMR7                         |                               | R/W    |
| 00053F <sub>H</sub>                          | USART7 - Serial Control Register                          | SCR7                         |                               | R/W    |
| 000540 <sub>H</sub>                          | USART7 - Serial TX Register                               | TDR7                         |                               | W      |
| 000540 <sub>H</sub>                          | USART7 - Serial RX Register                               | RDR7                         |                               | R      |
| 000541 <sub>H</sub>                          | USART7 - Serial Status Register                           | SSR7                         |                               | R/W    |
| 000542 <sub>H</sub>                          | USART7 - Ext. Control/Com. Register                       | ECCR7                        |                               | R/W    |

# MB96350 Series

## I/O map MB96(F)35x (17 of 28)

| Address                                      | Register                                    | Abbreviation<br>8-bit access | Abbreviation<br>16-bit access | Access |
|----------------------------------------------|---------------------------------------------|------------------------------|-------------------------------|--------|
| 000543 <sub>H</sub>                          | USART7 - Ext. Status Com. Register          | ESCR7                        |                               | R/W    |
| 000544 <sub>H</sub>                          | USART7 - Baud Rate Generator Register Low   | BGRL7                        | BGR7                          | R/W    |
| 000545 <sub>H</sub>                          | USART7 - Baud Rate Generator Register High  | BGRH7                        |                               | R/W    |
| 000546 <sub>H</sub>                          | USART7 - Extended Serial Interrupt Register | ESIR7                        |                               | R/W    |
| 000547 <sub>H</sub>                          | Reserved                                    |                              |                               | -      |
| 000548 <sub>H</sub>                          | USART8 - Serial Mode Register               | SMR8                         |                               | R/W    |
| 000549 <sub>H</sub>                          | USART8 - Serial Control Register            | SCR8                         |                               | R/W    |
| 00054A <sub>H</sub>                          | USART8 - Serial TX Register                 | TDR8                         |                               | W      |
| 00054A <sub>H</sub>                          | USART8 - Serial RX Register                 | RDR8                         |                               | R      |
| 00054B <sub>H</sub>                          | USART8 - Serial Status Register             | SSR8                         |                               | R/W    |
| 00054C <sub>H</sub>                          | USART8 - Ext. Control/Com. Register         | ECCR8                        |                               | R/W    |
| 00054D <sub>H</sub>                          | USART8 - Ext. Status Com. Register          | ESCR8                        |                               | R/W    |
| 00054E <sub>H</sub>                          | USART8 - Baud Rate Generator Register Low   | BGRL8                        | BGR8                          | R/W    |
| 00054F <sub>H</sub>                          | USART8 - Baud Rate Generator Register High  | BGRH8                        |                               | R/W    |
| 000550 <sub>H</sub>                          | USART8 - Extended Serial Interrupt Register | ESIR8                        |                               | R/W    |
| 000551 <sub>H</sub> -<br>000563 <sub>H</sub> | Reserved                                    |                              |                               | -      |
| 000564 <sub>H</sub>                          | PPG6 - Timer register                       |                              | PTMR6                         | R      |
| 000565 <sub>H</sub>                          | PPG6 - Timer register                       |                              |                               | R      |
| 000566 <sub>H</sub>                          | PPG6 - Period setting register              |                              | PCSR6                         | W      |
| 000567 <sub>H</sub>                          | PPG6 - Period setting register              |                              |                               | W      |
| 000568 <sub>H</sub>                          | PPG6 - Duty cycle register                  |                              | PDUT6                         | W      |
| 000569 <sub>H</sub>                          | PPG6 - Duty cycle register                  |                              |                               | W      |
| 00056A <sub>H</sub>                          | PPG6 - Control status register Low          | PCNL6                        | PCN6                          | R/W    |
| 00056B <sub>H</sub>                          | PPG6 - Control status register High         | PCNH6                        |                               | R/W    |
| 00056C <sub>H</sub>                          | PPG7 - Timer register                       |                              | PTMR7                         | R      |
| 00056D <sub>H</sub>                          | PPG7 - Timer register                       |                              |                               | R      |
| 00056E <sub>H</sub>                          | PPG7 - Period setting register              |                              | PCSR7                         | W      |
| 00056F <sub>H</sub>                          | PPG7 - Period setting register              |                              |                               | W      |
| 000570 <sub>H</sub>                          | PPG7 - Duty cycle register                  |                              | PDUT7                         | W      |

# MB96350 Series

## I/O map MB96(F)35x (18 of 28)

| Address             | Register                                     | Abbreviation<br>8-bit access | Abbreviation<br>16-bit access | Access |
|---------------------|----------------------------------------------|------------------------------|-------------------------------|--------|
| 000571 <sub>H</sub> | PPG7 - Duty cycle register                   |                              |                               | W      |
| 000572 <sub>H</sub> | PPG7 - Control status register Low           | PCNL7                        | PCN7                          | R/W    |
| 000573 <sub>H</sub> | PPG7 - Control status register High          | PCNH7                        |                               | R/W    |
| 000574 <sub>H</sub> | PPG11-PPG8 - General Control register 1 Low  | GCN1L2                       | GCN12                         | R/W    |
| 000575 <sub>H</sub> | PPG11-PPG8 - General Control register 1 High | GCN1H2                       |                               | R/W    |
| 000576 <sub>H</sub> | PPG11-PPG8 - General Control register 2 Low  | GCN2L2                       | GCN22                         | R/W    |
| 000577 <sub>H</sub> | PPG11-PPG8 - General Control register 2 High | GCN2H2                       |                               | R/W    |
| 000578 <sub>H</sub> | PPG8 - Timer register                        |                              | PTMR8                         | R      |
| 000579 <sub>H</sub> | PPG8 - Timer register                        |                              |                               | R      |
| 00057A <sub>H</sub> | PPG8 - Period setting register               |                              | PCSR8                         | W      |
| 00057B <sub>H</sub> | PPG8 - Period setting register               |                              |                               | W      |
| 00057C <sub>H</sub> | PPG8 - Duty cycle register                   |                              | PDUT8                         | W      |
| 00057D <sub>H</sub> | PPG8 - Duty cycle register                   |                              |                               | W      |
| 00057E <sub>H</sub> | PPG8 - Control status register Low           | PCNL8                        | PCN8                          | R/W    |
| 00057F <sub>H</sub> | PPG8 - Control status register High          | PCNH8                        |                               | R/W    |
| 000580 <sub>H</sub> | PPG9 - Timer register                        |                              | PTMR9                         | R      |
| 000581 <sub>H</sub> | PPG9 - Timer register                        |                              |                               | R      |
| 000582 <sub>H</sub> | PPG9 - Period setting register               |                              | PCSR9                         | W      |
| 000583 <sub>H</sub> | PPG9 - Period setting register               |                              |                               | W      |
| 000584 <sub>H</sub> | PPG9 - Duty cycle register                   |                              | PDUT9                         | W      |
| 000585 <sub>H</sub> | PPG9 - Duty cycle register                   |                              |                               | W      |
| 000586 <sub>H</sub> | PPG9 - Control status register Low           | PCNL9                        | PCN9                          | R/W    |
| 000587 <sub>H</sub> | PPG9 - Control status register High          | PCNH9                        |                               | R/W    |
| 000588 <sub>H</sub> | PPG10 - Timer register                       |                              | PTMR10                        | R      |
| 000589 <sub>H</sub> | PPG10 - Timer register                       |                              |                               | R      |
| 00058A <sub>H</sub> | PPG10 - Period setting register              |                              | PCSR10                        | W      |
| 00058B <sub>H</sub> | PPG10 - Period setting register              |                              |                               | W      |
| 00058C <sub>H</sub> | PPG10 - Duty cycle register                  |                              | PDUT10                        | W      |
| 00058D <sub>H</sub> | PPG10 - Duty cycle register                  |                              |                               | W      |
| 00058E <sub>H</sub> | PPG10 - Control status register Low          | PCNL10                       | PCN10                         | R/W    |

# MB96350 Series

## I/O map MB96(F)35x (19 of 28)

| Address             | Register                                      | Abbreviation<br>8-bit access | Abbreviation<br>16-bit access | Access |
|---------------------|-----------------------------------------------|------------------------------|-------------------------------|--------|
| 00058F <sub>H</sub> | PPG10 - Control status register High          | PCNH10                       |                               | R/W    |
| 000590 <sub>H</sub> | PPG11 - Timer register                        |                              | PTMR11                        | R      |
| 000591 <sub>H</sub> | PPG11 - Timer register                        |                              |                               | R      |
| 000592 <sub>H</sub> | PPG11 - Period setting register               |                              | PCSR11                        | W      |
| 000593 <sub>H</sub> | PPG11 - Period setting register               |                              |                               | W      |
| 000594 <sub>H</sub> | PPG11 - Duty cycle register                   |                              | PDUT11                        | W      |
| 000595 <sub>H</sub> | PPG11 - Duty cycle register                   |                              |                               | W      |
| 000596 <sub>H</sub> | PPG11 - Control status register Low           | PCNL11                       | PCN11                         | R/W    |
| 000597 <sub>H</sub> | PPG11 - Control status register High          | PCNH11                       |                               | R/W    |
| 000598 <sub>H</sub> | PPG15-PPG12 - General Control register 1 Low  | GCN1L3                       | GCN13                         | R/W    |
| 000599 <sub>H</sub> | PPG15-PPG12 - General Control register 1 High | GCN1H3                       |                               | R/W    |
| 00059A <sub>H</sub> | PPG15-PPG12 - General Control register 2 Low  | GCN2L3                       | GCN23                         | R/W    |
| 00059B <sub>H</sub> | PPG15-PPG12 - General Control register 2 High | GCN2H3                       |                               | R/W    |
| 00059C <sub>H</sub> | PPG12 - Timer register                        |                              | PTMR12                        | R      |
| 00059D <sub>H</sub> | PPG12 - Timer register                        |                              |                               | R      |
| 00059E <sub>H</sub> | PPG12 - Period setting register               |                              | PCSR12                        | W      |
| 00059F <sub>H</sub> | PPG12 - Period setting register               |                              |                               | W      |
| 0005A0 <sub>H</sub> | PPG12 - Duty cycle register                   |                              | PDUT12                        | W      |
| 0005A1 <sub>H</sub> | PPG12 - Duty cycle register                   |                              |                               | W      |
| 0005A2 <sub>H</sub> | PPG12 - Control status register Low           | PCNL12                       | PCN12                         | R/W    |
| 0005A3 <sub>H</sub> | PPG12 - Control status register High          | PCNH12                       |                               | R/W    |
| 0005A4 <sub>H</sub> | PPG13 - Timer register                        |                              | PTMR13                        | R      |
| 0005A5 <sub>H</sub> | PPG13 - Timer register                        |                              |                               | R      |
| 0005A6 <sub>H</sub> | PPG13 - Period setting register               |                              | PCSR13                        | W      |
| 0005A7 <sub>H</sub> | PPG13 - Period setting register               |                              |                               | W      |
| 0005A8 <sub>H</sub> | PPG13 - Duty cycle register                   |                              | PDUT13                        | W      |
| 0005A9 <sub>H</sub> | PPG13 - Duty cycle register                   |                              |                               | W      |
| 0005AA <sub>H</sub> | PPG13 - Control status register Low           | PCNL13                       | PCN13                         | R/W    |
| 0005AB <sub>H</sub> | PPG13 - Control status register High          | PCNH13                       |                               | R/W    |
| 0005AC <sub>H</sub> | PPG14 - Timer register                        |                              | PTMR14                        | R      |

# MB96350 Series

## I/O map MB96(F)35x (20 of 28)

| Address             | Register                                      | Abbreviation<br>8-bit access | Abbreviation<br>16-bit access | Access |
|---------------------|-----------------------------------------------|------------------------------|-------------------------------|--------|
| 0005AD <sub>H</sub> | PPG14 - Timer register                        |                              |                               | R      |
| 0005AE <sub>H</sub> | PPG14 - Period setting register               |                              | PCSR14                        | W      |
| 0005AF <sub>H</sub> | PPG14 - Period setting register               |                              |                               | W      |
| 0005B0 <sub>H</sub> | PPG14 - Duty cycle register                   |                              | PDUT14                        | W      |
| 0005B1 <sub>H</sub> | PPG14 - Duty cycle register                   |                              |                               | W      |
| 0005B2 <sub>H</sub> | PPG14 - Control status register Low           | PCNL14                       | PCN14                         | R/W    |
| 0005B3 <sub>H</sub> | PPG14 - Control status register High          | PCNH14                       |                               | R/W    |
| 0005B4 <sub>H</sub> | PPG15 - Timer register                        |                              | PTMR15                        | R      |
| 0005B5 <sub>H</sub> | PPG15 - Timer register                        |                              |                               | R      |
| 0005B6 <sub>H</sub> | PPG15 - Period setting register               |                              | PCSR15                        | W      |
| 0005B7 <sub>H</sub> | PPG15 - Period setting register               |                              |                               | W      |
| 0005B8 <sub>H</sub> | PPG15 - Duty cycle register                   |                              | PDUT15                        | W      |
| 0005B9 <sub>H</sub> | PPG15 - Duty cycle register                   |                              |                               | W      |
| 0005BA <sub>H</sub> | PPG15 - Control status register Low           | PCNL15                       | PCN15                         | R/W    |
| 0005BB <sub>H</sub> | PPG15 - Control status register High          | PCNH15                       |                               | R/W    |
| 0005BC <sub>H</sub> | PPG19-PPG16 - General Control register 1 Low  | GCN1L4                       | GCN14                         | R/W    |
| 0005BD <sub>H</sub> | PPG19-PPG16 - General Control register 1 High | GCN1H4                       |                               | R/W    |
| 0005BE <sub>H</sub> | PPG19-PPG16 - General Control register 2 Low  | GCN2L4                       | GCN24                         | R/W    |
| 0005BF <sub>H</sub> | PPG19-PPG16 - General Control register 2 High | GCN2H4                       |                               | R/W    |
| 0005C0 <sub>H</sub> | PPG16 - Timer register                        |                              | PTMR16                        | R      |
| 0005C1 <sub>H</sub> | PPG16 - Timer register                        |                              |                               | R      |
| 0005C2 <sub>H</sub> | PPG16 - Period setting register               |                              | PCSR16                        | W      |
| 0005C3 <sub>H</sub> | PPG16 - Period setting register               |                              |                               | W      |
| 0005C4 <sub>H</sub> | PPG16 - Duty cycle register                   |                              | PDUT16                        | W      |
| 0005C5 <sub>H</sub> | PPG16 - Duty cycle register                   |                              |                               | W      |
| 0005C6 <sub>H</sub> | PPG16 - Control status register Low           | PCNL16                       | PCN16                         | R/W    |
| 0005C7 <sub>H</sub> | PPG16 - Control status register High          | PCNH16                       |                               | R/W    |
| 0005C8 <sub>H</sub> | PPG17 - Timer register                        |                              | PTMR17                        | R      |
| 0005C9 <sub>H</sub> | PPG17 - Timer register                        |                              |                               | R      |
| 0005CA <sub>H</sub> | PPG17 - Period setting register               |                              | PCSR17                        | W      |

# MB96350 Series

## I/O map MB96(F)35x (21 of 28)

| Address                                      | Register                                          | Abbreviation<br>8-bit access | Abbreviation<br>16-bit access | Access |
|----------------------------------------------|---------------------------------------------------|------------------------------|-------------------------------|--------|
| 0005CB <sub>H</sub>                          | PPG17 - Period setting register                   |                              |                               | W      |
| 0005CC <sub>H</sub>                          | PPG17 - Duty cycle register                       |                              | PDUT17                        | W      |
| 0005CD <sub>H</sub>                          | PPG17 - Duty cycle register                       |                              |                               | W      |
| 0005CE <sub>H</sub>                          | PPG17 - Control status register Low               | PCNL17                       | PCN17                         | R/W    |
| 0005CF <sub>H</sub>                          | PPG17 - Control status register High              | PCNH17                       |                               | R/W    |
| 0005D0 <sub>H</sub>                          | PPG18 - Timer register                            |                              | PTMR18                        | R      |
| 0005D1 <sub>H</sub>                          | PPG18 - Timer register                            |                              |                               | R      |
| 0005D2 <sub>H</sub>                          | PPG18 - Period setting register                   |                              | PCSR18                        | W      |
| 0005D3 <sub>H</sub>                          | PPG18 - Period setting register                   |                              |                               | W      |
| 0005D4 <sub>H</sub>                          | PPG18 - Duty cycle register                       |                              | PDUT18                        | W      |
| 0005D5 <sub>H</sub>                          | PPG18 - Duty cycle register                       |                              |                               | W      |
| 0005D6 <sub>H</sub>                          | PPG18 - Control status register Low               | PCNL18                       | PCN18                         | R/W    |
| 0005D7 <sub>H</sub>                          | PPG18 - Control status register High              | PCNH18                       |                               | R/W    |
| 0005D8 <sub>H</sub>                          | PPG19 - Timer register                            |                              | PTMR19                        | R      |
| 0005D9 <sub>H</sub>                          | PPG19 - Timer register                            |                              |                               | R      |
| 0005DA <sub>H</sub>                          | PPG19 - Period setting register                   |                              | PCSR19                        | W      |
| 0005DB <sub>H</sub>                          | PPG19 - Period setting register                   |                              |                               | W      |
| 0005DC <sub>H</sub>                          | PPG19 - Duty cycle register                       |                              | PDUT19                        | W      |
| 0005DD <sub>H</sub>                          | PPG19 - Duty cycle register                       |                              |                               | W      |
| 0005DE <sub>H</sub>                          | PPG19 - Control status register Low               | PCNL19                       | PCN19                         | R/W    |
| 0005DF <sub>H</sub>                          | PPG19 - Control status register High              | PCNH19                       |                               | R/W    |
| 0005E0 <sub>H</sub> -<br>00065F <sub>H</sub> | Reserved                                          |                              |                               | -      |
| 000660 <sub>H</sub>                          | Peripheral Resource Relocation Register 10        | PRRR10                       |                               | R/W    |
| 000661 <sub>H</sub>                          | Peripheral Resource Relocation Register 11        | PRRR11                       |                               | R/W    |
| 000662 <sub>H</sub>                          | Peripheral Resource Relocation Register 12        | PRRR12                       |                               | R/W    |
| 000663 <sub>H</sub>                          | Peripheral Resource Relocation Register 13        | PRRR13                       |                               | W      |
| 000664 <sub>H</sub> -<br>0006DF <sub>H</sub> | Reserved                                          |                              |                               | -      |
| 0006E0 <sub>H</sub>                          | External Bus - Area configuration register 0 Low  | EACL0                        | EAC0                          | R/W    |
| 0006E1 <sub>H</sub>                          | External Bus - Area configuration register 0 High | EACH0                        |                               | R/W    |

# MB96350 Series

## I/O map MB96(F)35x (22 of 28)

| Address                                      | Register                                          | Abbreviation<br>8-bit access | Abbreviation<br>16-bit access | Access |
|----------------------------------------------|---------------------------------------------------|------------------------------|-------------------------------|--------|
| 0006E2 <sub>H</sub>                          | External Bus - Area configuration register 1 Low  | EACL1                        | EAC1                          | R/W    |
| 0006E3 <sub>H</sub>                          | External Bus - Area configuration register 1 High | EACH1                        |                               | R/W    |
| 0006E4 <sub>H</sub>                          | External Bus - Area configuration register 2 Low  | EACL2                        | EAC2                          | R/W    |
| 0006E5 <sub>H</sub>                          | External Bus - Area configuration register 2 High | EACH2                        |                               | R/W    |
| 0006E6 <sub>H</sub>                          | External Bus - Area configuration register 3 Low  | EACL3                        | EAC3                          | R/W    |
| 0006E7 <sub>H</sub>                          | External Bus - Area configuration register 3 High | EACH3                        |                               | R/W    |
| 0006E8 <sub>H</sub>                          | External Bus - Area configuration register 4 Low  | EACL4                        | EAC4                          | R/W    |
| 0006E9 <sub>H</sub>                          | External Bus - Area configuration register 4 High | EACH4                        |                               | R/W    |
| 0006EA <sub>H</sub>                          | External Bus - Area configuration register 5 Low  | EACL5                        | EAC5                          | R/W    |
| 0006EB <sub>H</sub>                          | External Bus - Area configuration register 5 High | EACH5                        |                               | R/W    |
| 0006EC <sub>H</sub>                          | External Bus - Area select register 2             | EAS2                         |                               | R/W    |
| 0006ED <sub>H</sub>                          | External Bus - Area select register 3             | EAS3                         |                               | R/W    |
| 0006EE <sub>H</sub>                          | External Bus - Area select register 4             | EAS4                         |                               | R/W    |
| 0006EF <sub>H</sub>                          | External Bus - Area select register 5             | EAS5                         |                               | R/W    |
| 0006F0 <sub>H</sub>                          | External Bus - Mode register                      | EBM                          |                               | R/W    |
| 0006F1 <sub>H</sub>                          | External Bus - Clock and Function register        | EBCF                         |                               | R/W    |
| 0006F2 <sub>H</sub>                          | External Bus - Address output enable register 0   | EBAE0                        |                               | R/W    |
| 0006F3 <sub>H</sub>                          | External Bus - Address output enable register 1   | EBAE1                        |                               | R/W    |
| 0006F4 <sub>H</sub>                          | External Bus - Address output enable register 2   | EBAE2                        |                               | R/W    |
| 0006F5 <sub>H</sub>                          | External Bus - Control signal register            | EBCS                         |                               | R/W    |
| 0006F6 <sub>H</sub> -<br>0007FF <sub>H</sub> | Reserved                                          |                              |                               | -      |
| 000800 <sub>H</sub>                          | CAN1 - Control register Low                       | CTRLRL1                      | CTRLR1                        | R/W    |
| 000801 <sub>H</sub>                          | CAN1 - Control register High (reserved)           | CTRLRH1                      |                               | R      |
| 000802 <sub>H</sub>                          | CAN1 - Status register Low                        | STATRL1                      | STATR1                        | R/W    |
| 000803 <sub>H</sub>                          | CAN1 - Status register High (reserved)            | STATRH1                      |                               | R      |
| 000804 <sub>H</sub>                          | CAN1 - Error Counter Low (Transmit)               | ERRCNTL1                     | ERRCNT1                       | R      |
| 000805 <sub>H</sub>                          | CAN1 - Error Counter High (Receive)               | ERRCNTH1                     |                               | R      |
| 000806 <sub>H</sub>                          | CAN1 - Bit Timing Register Low                    | BTRL1                        | BTR1                          | R/W    |
| 000807 <sub>H</sub>                          | CAN1 - Bit Timing Register High                   | BTRH1                        |                               | R/W    |

# MB96350 Series

## I/O map MB96(F)35x (23 of 28)

| Address                                      | Register                                              | Abbreviation<br>8-bit access | Abbreviation<br>16-bit access | Access |
|----------------------------------------------|-------------------------------------------------------|------------------------------|-------------------------------|--------|
| 000808 <sub>H</sub>                          | CAN1 - Interrupt Register Low                         | INTRL1                       | INTR1                         | R      |
| 000809 <sub>H</sub>                          | CAN1 - Interrupt Register High                        | INTRH1                       |                               | R      |
| 00080A <sub>H</sub>                          | CAN1 - Test Register Low                              | TESTRL1                      | TESTR1                        | R/W    |
| 00080B <sub>H</sub>                          | CAN1 - Test Register High (reserved)                  | TESTRH1                      |                               | R      |
| 00080C <sub>H</sub>                          | CAN1 - BRP Extension register Low                     | BRPERL1                      | BRPER1                        | R/W    |
| 00080D <sub>H</sub>                          | CAN1 - BRP Extension register High (reserved)         | BRPERH1                      |                               | R      |
| 00080E <sub>H</sub> -<br>00080F <sub>H</sub> | Reserved                                              |                              |                               | -      |
| 000810 <sub>H</sub>                          | CAN1 - IF1 Command request register Low               | IF1CREQL1                    | IF1CREQ1                      | R/W    |
| 000811 <sub>H</sub>                          | CAN1 - IF1 Command request register High              | IF1CREQH1                    |                               | R/W    |
| 000812 <sub>H</sub>                          | CAN1 - IF1 Command Mask register Low                  | IF1CMSKL1                    | IF1CMSK1                      | R/W    |
| 000813 <sub>H</sub>                          | CAN1 - IF1 Command Mask register High (re-<br>served) | IF1CMSKH1                    |                               | R      |
| 000814 <sub>H</sub>                          | CAN1 - IF1 Mask 1 Register Low                        | IF1MSK1L1                    | IF1MSK11                      | R/W    |
| 000815 <sub>H</sub>                          | CAN1 - IF1 Mask 1 Register High                       | IF1MSK1H1                    |                               | R/W    |
| 000816 <sub>H</sub>                          | CAN1 - IF1 Mask 2 Register Low                        | IF1MSK2L1                    | IF1MSK21                      | R/W    |
| 000817 <sub>H</sub>                          | CAN1 - IF1 Mask 2 Register High                       | IF1MSK2H1                    |                               | R/W    |
| 000818 <sub>H</sub>                          | CAN1 - IF1 Arbitration 1 Register Low                 | IF1ARB1L1                    | IF1ARB11                      | R/W    |
| 000819 <sub>H</sub>                          | CAN1 - IF1 Arbitration 1 Register High                | IF1ARB1H1                    |                               | R/W    |
| 00081A <sub>H</sub>                          | CAN1 - IF1 Arbitration 2 Register Low                 | IF1ARB2L1                    | IF1ARB21                      | R/W    |
| 00081B <sub>H</sub>                          | CAN1 - IF1 Arbitration 2 Register High                | IF1ARB2H1                    |                               | R/W    |
| 00081C <sub>H</sub>                          | CAN1 - IF1 Message Control Register Low               | IF1MCTRL1                    | IF1MCTR1                      | R/W    |
| 00081D <sub>H</sub>                          | CAN1 - IF1 Message Control Register High              | IF1MCTRH1                    |                               | R/W    |
| 00081E <sub>H</sub>                          | CAN1 - IF1 Data A1 Low                                | IF1DTA1L1                    | IF1DTA11                      | R/W    |
| 00081F <sub>H</sub>                          | CAN1 - IF1 Data A1 High                               | IF1DTA1H1                    |                               | R/W    |
| 000820 <sub>H</sub>                          | CAN1 - IF1 Data A2 Low                                | IF1DTA2L1                    | IF1DTA21                      | R/W    |
| 000821 <sub>H</sub>                          | CAN1 - IF1 Data A2 High                               | IF1DTA2H1                    |                               | R/W    |
| 000822 <sub>H</sub>                          | CAN1 - IF1 Data B1 Low                                | IF1DTB1L1                    | IF1DTB11                      | R/W    |
| 000823 <sub>H</sub>                          | CAN1 - IF1 Data B1 High                               | IF1DTB1H1                    |                               | R/W    |
| 000824 <sub>H</sub>                          | CAN1 - IF1 Data B2 Low                                | IF1DTB2L1                    | IF1DTB21                      | R/W    |
| 000825 <sub>H</sub>                          | CAN1 - IF1 Data B2 High                               | IF1DTB2H1                    |                               | R/W    |

# MB96350 Series

## I/O map MB96(F)35x (24 of 28)

| Address                                      | Register                                              | Abbreviation<br>8-bit access | Abbreviation<br>16-bit access | Access |
|----------------------------------------------|-------------------------------------------------------|------------------------------|-------------------------------|--------|
| 000826 <sub>H</sub> -<br>00083F <sub>H</sub> | Reserved                                              |                              |                               | -      |
| 000840 <sub>H</sub>                          | CAN1 - IF2 Command request register Low               | IF2CREQL1                    | IF2CREQ1                      | R/W    |
| 000841 <sub>H</sub>                          | CAN1 - IF2 Command request register High              | IF2CREQH1                    |                               | R/W    |
| 000842 <sub>H</sub>                          | CAN1 - IF2 Command Mask register Low                  | IF2CMSKL1                    | IF2CMSK1                      | R/W    |
| 000843 <sub>H</sub>                          | CAN1 - IF2 Command Mask register High (re-<br>served) | IF2CMSKH1                    |                               | R      |
| 000844 <sub>H</sub>                          | CAN1 - IF2 Mask 1 Register Low                        | IF2MSK1L1                    | IF2MSK11                      | R/W    |
| 000845 <sub>H</sub>                          | CAN1 - IF2 Mask 1 Register High                       | IF2MSK1H1                    |                               | R/W    |
| 000846 <sub>H</sub>                          | CAN1 - IF2 Mask 2 Register Low                        | IF2MSK2L1                    | IF2MSK21                      | R/W    |
| 000847 <sub>H</sub>                          | CAN1 - IF2 Mask 2 Register High                       | IF2MSK2H1                    |                               | R/W    |
| 000848 <sub>H</sub>                          | CAN1 - IF2 Arbitration 1 Register Low                 | IF2ARB1L1                    | IF2ARB11                      | R/W    |
| 000849 <sub>H</sub>                          | CAN1 - IF2 Arbitration 1 Register High                | IF2ARB1H1                    |                               | R/W    |
| 00084A <sub>H</sub>                          | CAN1 - IF2 Arbitration 2 Register Low                 | IF2ARB2L1                    | IF2ARB21                      | R/W    |
| 00084B <sub>H</sub>                          | CAN1 - IF2 Arbitration 2 Register High                | IF2ARB2H1                    |                               | R/W    |
| 00084C <sub>H</sub>                          | CAN1 - IF2 Message Control Register Low               | IF2MCTRL1                    | IF2MCTR1                      | R/W    |
| 00084D <sub>H</sub>                          | CAN1 - IF2 Message Control Register High              | IF2MCTRH1                    |                               | R/W    |
| 00084E <sub>H</sub>                          | CAN1 - IF2 Data A1 Low                                | IF2DTA1L1                    | IF2DTA11                      | R/W    |
| 00084F <sub>H</sub>                          | CAN1 - IF2 Data A1 High                               | IF2DTA1H1                    |                               | R/W    |
| 000850 <sub>H</sub>                          | CAN1 - IF2 Data A2 Low                                | IF2DTA2L1                    | IF2DTA21                      | R/W    |
| 000851 <sub>H</sub>                          | CAN1 - IF2 Data A2 High                               | IF2DTA2H1                    |                               | R/W    |
| 000852 <sub>H</sub>                          | CAN1 - IF2 Data B1 Low                                | IF2DTB1L1                    | IF2DTB11                      | R/W    |
| 000853 <sub>H</sub>                          | CAN1 - IF2 Data B1 High                               | IF2DTB1H1                    |                               | R/W    |
| 000854 <sub>H</sub>                          | CAN1 - IF2 Data B2 Low                                | IF2DTB2L1                    | IF2DTB21                      | R/W    |
| 000855 <sub>H</sub>                          | CAN1 - IF2 Data B2 High                               | IF2DTB2H1                    |                               | R/W    |
| 000856 <sub>H</sub> -<br>00087F <sub>H</sub> | Reserved                                              |                              |                               | -      |
| 000880 <sub>H</sub>                          | CAN1 - Transmission Request 1 Register Low            | TREQR1L1                     | TREQR11                       | R      |
| 000881 <sub>H</sub>                          | CAN1 - Transmission Request 1 Register High           | TREQR1H1                     |                               | R      |
| 000882 <sub>H</sub>                          | CAN1 - Transmission Request 2 Register Low            | TREQR2L1                     | TREQR21                       | R      |
| 000883 <sub>H</sub>                          | CAN1 - Transmission Request 2 Register High           | TREQR2H1                     |                               | R      |

# MB96350 Series

## I/O map MB96(F)35x (25 of 28)

| Address                                      | Register                                 | Abbreviation<br>8-bit access | Abbreviation<br>16-bit access | Access |
|----------------------------------------------|------------------------------------------|------------------------------|-------------------------------|--------|
| 000884 <sub>H</sub> -<br>00088F <sub>H</sub> | Reserved                                 |                              |                               | -      |
| 000890 <sub>H</sub>                          | CAN1 - New Data 1 Register Low           | NEWDT1L1                     | NEWDT11                       | R      |
| 000891 <sub>H</sub>                          | CAN1 - New Data 1 Register High          | NEWDT1H1                     |                               | R      |
| 000892 <sub>H</sub>                          | CAN1 - New Data 2 Register Low           | NEWDT2L1                     | NEWDT21                       | R      |
| 000893 <sub>H</sub>                          | CAN1 - New Data 2 Register High          | NEWDT2H1                     |                               | R      |
| 000894 <sub>H</sub> -<br>00089F <sub>H</sub> | Reserved                                 |                              |                               | -      |
| 0008A0 <sub>H</sub>                          | CAN1 - Interrupt Pending 1 Register Low  | INTPND1L1                    | INTPND11                      | R      |
| 0008A1 <sub>H</sub>                          | CAN1 - Interrupt Pending 1 Register High | INTPND1H1                    |                               | R      |
| 0008A2 <sub>H</sub>                          | CAN1 - Interrupt Pending 2 Register Low  | INTPND2L1                    | INTPND21                      | R      |
| 0008A3 <sub>H</sub>                          | CAN1 - Interrupt Pending 2 Register High | INTPND2H1                    |                               | R      |
| 0008A4 <sub>H</sub> -<br>0008AF <sub>H</sub> | Reserved                                 |                              |                               | -      |
| 0008B0 <sub>H</sub>                          | CAN1 - Message Valid 1 Register Low      | MSGVAL1L1                    | MSGVAL11                      | R      |
| 0008B1 <sub>H</sub>                          | CAN1 - Message Valid 1 Register High     | MSGVAL1H1                    |                               | R      |
| 0008B2 <sub>H</sub>                          | CAN1 - Message Valid 2 Register Low      | MSGVAL2L1                    | MSGVAL21                      | R      |
| 0008B3 <sub>H</sub>                          | CAN1 - Message Valid 2 Register High     | MSGVAL2H1                    |                               | R      |
| 0008B4 <sub>H</sub> -<br>0008CD <sub>H</sub> | Reserved                                 |                              |                               | -      |
| 0008CE <sub>H</sub>                          | CAN1 - Output enable register            | COER1                        |                               | R/W    |
| 0008CF <sub>H</sub> -<br>0008FF <sub>H</sub> | Reserved                                 |                              |                               | -      |
| 000900 <sub>H</sub>                          | CAN2 - Control register Low              | CTRLRL2                      | CTRLR2                        | R/W    |
| 000901 <sub>H</sub>                          | CAN2 - Control register High (reserved)  | CTRLRH2                      |                               | R      |
| 000902 <sub>H</sub>                          | CAN2 - Status register Low               | STATRL2                      | STATR2                        | R/W    |
| 000903 <sub>H</sub>                          | CAN2 - Status register High (reserved)   | STATRH2                      |                               | R      |
| 000904 <sub>H</sub>                          | CAN2 - Error Counter Low (Transmit)      | ERRCNTL2                     | ERRCNT2                       | R      |
| 000905 <sub>H</sub>                          | CAN2 - Error Counter High (Receive)      | ERRCNTH2                     |                               | R      |
| 000906 <sub>H</sub>                          | CAN2 - Bit Timing Register Low           | BTRL2                        | BTR2                          | R/W    |
| 000907 <sub>H</sub>                          | CAN2 - Bit Timing Register High          | BTRH2                        |                               | R/W    |
| 000908 <sub>H</sub>                          | CAN2 - Interrupt Register Low            | INTRL2                       | INTR2                         | R      |

# MB96350 Series

## I/O map MB96(F)35x (26 of 28)

| Address                                      | Register                                              | Abbreviation<br>8-bit access | Abbreviation<br>16-bit access | Access |
|----------------------------------------------|-------------------------------------------------------|------------------------------|-------------------------------|--------|
| 000909 <sub>H</sub>                          | CAN2 - Interrupt Register High                        | INTRH2                       |                               | R      |
| 00090A <sub>H</sub>                          | CAN2 - Test Register Low                              | TESTRL2                      | TESTR2                        | R/W    |
| 00090B <sub>H</sub>                          | CAN2 - Test Register High (reserved)                  | TESTRH2                      |                               | R      |
| 00090C <sub>H</sub>                          | CAN2 - BRP Extension register Low                     | BRPERL2                      | BRPER2                        | R/W    |
| 00090D <sub>H</sub>                          | CAN2 - BRP Extension register High (reserved)         | BRPERH2                      |                               | R      |
| 00090E <sub>H</sub> -<br>00090F <sub>H</sub> | Reserved                                              |                              |                               | -      |
| 000910 <sub>H</sub>                          | CAN2 - IF1 Command request register Low               | IF1CREQL2                    | IF1CREQ2                      | R/W    |
| 000911 <sub>H</sub>                          | CAN2 - IF1 Command request register High              | IF1CREQH2                    |                               | R/W    |
| 000912 <sub>H</sub>                          | CAN2 - IF1 Command Mask register Low                  | IF1CMSKL2                    | IF1CMSK2                      | R/W    |
| 000913 <sub>H</sub>                          | CAN2 - IF1 Command Mask register High (re-<br>served) | IF1CMSKH2                    |                               | R      |
| 000914 <sub>H</sub>                          | CAN2 - IF1 Mask 1 Register Low                        | IF1MSK1L2                    | IF1MSK12                      | R/W    |
| 000915 <sub>H</sub>                          | CAN2 - IF1 Mask 1 Register High                       | IF1MSK1H2                    |                               | R/W    |
| 000916 <sub>H</sub>                          | CAN2 - IF1 Mask 2 Register Low                        | IF1MSK2L2                    | IF1MSK22                      | R/W    |
| 000917 <sub>H</sub>                          | CAN2 - IF1 Mask 2 Register High                       | IF1MSK2H2                    |                               | R/W    |
| 000918 <sub>H</sub>                          | CAN2 - IF1 Arbitration 1 Register Low                 | IF1ARB1L2                    | IF1ARB12                      | R/W    |
| 000919 <sub>H</sub>                          | CAN2 - IF1 Arbitration 1 Register High                | IF1ARB1H2                    |                               | R/W    |
| 00091A <sub>H</sub>                          | CAN2 - IF1 Arbitration 2 Register Low                 | IF1ARB2L2                    | IF1ARB22                      | R/W    |
| 00091B <sub>H</sub>                          | CAN2 - IF1 Arbitration 2 Register High                | IF1ARB2H2                    |                               | R/W    |
| 00091C <sub>H</sub>                          | CAN2 - IF1 Message Control Register Low               | IF1MCTRL2                    | IF1MCTR2                      | R/W    |
| 00091D <sub>H</sub>                          | CAN2 - IF1 Message Control Register High              | IF1MCTRH2                    |                               | R/W    |
| 00091E <sub>H</sub>                          | CAN2 - IF1 Data A1 Low                                | IF1DTA1L2                    | IF1DTA12                      | R/W    |
| 00091F <sub>H</sub>                          | CAN2 - IF1 Data A1 High                               | IF1DTA1H2                    |                               | R/W    |
| 000920 <sub>H</sub>                          | CAN2 - IF1 Data A2 Low                                | IF1DTA2L2                    | IF1DTA22                      | R/W    |
| 000921 <sub>H</sub>                          | CAN2 - IF1 Data A2 High                               | IF1DTA2H2                    |                               | R/W    |
| 000922 <sub>H</sub>                          | CAN2 - IF1 Data B1 Low                                | IF1DTB1L2                    | IF1DTB12                      | R/W    |
| 000923 <sub>H</sub>                          | CAN2 - IF1 Data B1 High                               | IF1DTB1H2                    |                               | R/W    |
| 000924 <sub>H</sub>                          | CAN2 - IF1 Data B2 Low                                | IF1DTB2L2                    | IF1DTB22                      | R/W    |
| 000925 <sub>H</sub>                          | CAN2 - IF1 Data B2 High                               | IF1DTB2H2                    |                               | R/W    |

# MB96350 Series

## I/O map MB96(F)35x (27 of 28)

| Address                                      | Register                                              | Abbreviation<br>8-bit access | Abbreviation<br>16-bit access | Access |
|----------------------------------------------|-------------------------------------------------------|------------------------------|-------------------------------|--------|
| 000926 <sub>H</sub> -<br>00093F <sub>H</sub> | Reserved                                              |                              |                               | -      |
| 000940 <sub>H</sub>                          | CAN2 - IF2 Command request register Low               | IF2CREQL2                    | IF2CREQ2                      | R/W    |
| 000941 <sub>H</sub>                          | CAN2 - IF2 Command request register High              | IF2CREQH2                    |                               | R/W    |
| 000942 <sub>H</sub>                          | CAN2 - IF2 Command Mask register Low                  | IF2CMSKL2                    | IF2CMSK2                      | R/W    |
| 000943 <sub>H</sub>                          | CAN2 - IF2 Command Mask register High (re-<br>served) | IF2CMSKH2                    |                               | R      |
| 000944 <sub>H</sub>                          | CAN2 - IF2 Mask 1 Register Low                        | IF2MSK1L2                    | IF2MSK12                      | R/W    |
| 000945 <sub>H</sub>                          | CAN2 - IF2 Mask 1 Register High                       | IF2MSK1H2                    |                               | R/W    |
| 000946 <sub>H</sub>                          | CAN2 - IF2 Mask 2 Register Low                        | IF2MSK2L2                    | IF2MSK22                      | R/W    |
| 000947 <sub>H</sub>                          | CAN2 - IF2 Mask 2 Register High                       | IF2MSK2H2                    |                               | R/W    |
| 000948 <sub>H</sub>                          | CAN2 - IF2 Arbitration 1 Register Low                 | IF2ARB1L2                    | IF2ARB12                      | R/W    |
| 000949 <sub>H</sub>                          | CAN2 - IF2 Arbitration 1 Register High                | IF2ARB1H2                    |                               | R/W    |
| 00094A <sub>H</sub>                          | CAN2 - IF2 Arbitration 2 Register Low                 | IF2ARB2L2                    | IF2ARB22                      | R/W    |
| 00094B <sub>H</sub>                          | CAN2 - IF2 Arbitration 2 Register High                | IF2ARB2H2                    |                               | R/W    |
| 00094C <sub>H</sub>                          | CAN2 - IF2 Message Control Register Low               | IF2MCTRL2                    | IF2MCTR2                      | R/W    |
| 00094D <sub>H</sub>                          | CAN2 - IF2 Message Control Register High              | IF2MCTRH2                    |                               | R/W    |
| 00094E <sub>H</sub>                          | CAN2 - IF2 Data A1 Low                                | IF2DTA1L2                    | IF2DTA12                      | R/W    |
| 00094F <sub>H</sub>                          | CAN2 - IF2 Data A1 High                               | IF2DTA1H2                    |                               | R/W    |
| 000950 <sub>H</sub>                          | CAN2 - IF2 Data A2 Low                                | IF2DTA2L2                    | IF2DTA22                      | R/W    |
| 000951 <sub>H</sub>                          | CAN2 - IF2 Data A2 High                               | IF2DTA2H2                    |                               | R/W    |
| 000952 <sub>H</sub>                          | CAN2 - IF2 Data B1 Low                                | IF2DTB1L2                    | IF2DTB12                      | R/W    |
| 000953 <sub>H</sub>                          | CAN2 - IF2 Data B1 High                               | IF2DTB1H2                    |                               | R/W    |
| 000954 <sub>H</sub>                          | CAN2 - IF2 Data B2 Low                                | IF2DTB2L2                    | IF2DTB22                      | R/W    |
| 000955 <sub>H</sub>                          | CAN2 - IF2 Data B2 High                               | IF2DTB2H2                    |                               | R/W    |
| 000956 <sub>H</sub> -<br>00097F <sub>H</sub> | Reserved                                              |                              |                               | -      |
| 000980 <sub>H</sub>                          | CAN2 - Transmission Request 1 Register Low            | TREQR1L2                     | TREQR12                       | R      |
| 000981 <sub>H</sub>                          | CAN2 - Transmission Request 1 Register High           | TREQR1H2                     |                               | R      |
| 000982 <sub>H</sub>                          | CAN2 - Transmission Request 2 Register Low            | TREQR2L2                     | TREQR22                       | R      |
| 000983 <sub>H</sub>                          | CAN2 - Transmission Request 2 Register High           | TREQR2H2                     |                               | R      |

# MB96350 Series

## I/O map MB96(F)35x (28 of 28)

| Address                                      | Register                                 | Abbreviation<br>8-bit access | Abbreviation<br>16-bit access | Access |
|----------------------------------------------|------------------------------------------|------------------------------|-------------------------------|--------|
| 000984 <sub>H</sub> -<br>00098F <sub>H</sub> | Reserved                                 |                              |                               | -      |
| 000990 <sub>H</sub>                          | CAN2 - New Data 1 Register Low           | NEWDT1L2                     | NEWDT12                       | R      |
| 000991 <sub>H</sub>                          | CAN2 - New Data 1 Register High          | NEWDT1H2                     |                               | R      |
| 000992 <sub>H</sub>                          | CAN2 - New Data 2 Register Low           | NEWDT2L2                     | NEWDT22                       | R      |
| 000993 <sub>H</sub>                          | CAN2 - New Data 2 Register High          | NEWDT2H2                     |                               | R      |
| 000994 <sub>H</sub> -<br>00099F <sub>H</sub> | Reserved                                 |                              |                               | -      |
| 0009A0 <sub>H</sub>                          | CAN2 - Interrupt Pending 1 Register Low  | INTPND1L2                    | INTPND12                      | R      |
| 0009A1 <sub>H</sub>                          | CAN2 - Interrupt Pending 1 Register High | INTPND1H2                    |                               | R      |
| 0009A2 <sub>H</sub>                          | CAN2 - Interrupt Pending 2 Register Low  | INTPND2L2                    | INTPND22                      | R      |
| 0009A3 <sub>H</sub>                          | CAN2 - Interrupt Pending 2 Register High | INTPND2H2                    |                               | R      |
| 0009A4 <sub>H</sub> -<br>0009AF <sub>H</sub> | Reserved                                 |                              |                               | -      |
| 0009B0 <sub>H</sub>                          | CAN2 - Message Valid 1 Register Low      | MSGVAL1L2                    | MSGVAL12                      | R      |
| 0009B1 <sub>H</sub>                          | CAN2 - Message Valid 1 Register High     | MSGVAL1H2                    |                               | R      |
| 0009B2 <sub>H</sub>                          | CAN2 - Message Valid 2 Register Low      | MSGVAL2L2                    | MSGVAL22                      | R      |
| 0009B3 <sub>H</sub>                          | CAN2 - Message Valid 2 Register High     | MSGVAL2H2                    |                               | R      |
| 0009B4 <sub>H</sub> -<br>0009CD <sub>H</sub> | Reserved                                 |                              |                               | -      |
| 0009CE <sub>H</sub>                          | CAN2 - Output enable register            | COER2                        |                               | R/W    |
| 0009CF <sub>H</sub> -<br>000BFF <sub>H</sub> | Reserved                                 |                              |                               | -      |

Note: Any write access to reserved addresses in the I/O map should not be performed. A read access to a reserved address results in reading 'X'.  
Registers of resources which are described in this table, but which are not supported by the device, should also be handled as "Reserved".

# MB96350 Series

## ■ INTERRUPT VECTOR TABLE

Interrupt vector table MB96(F)35x (1 of 3)

| Vector number | Offset in vector table | Vector name | Cleared by DMA | Index in ICR to program | Description                         |
|---------------|------------------------|-------------|----------------|-------------------------|-------------------------------------|
| 0             | 3FC <sub>H</sub>       | CALLV0      | No             | -                       |                                     |
| 1             | 3F8 <sub>H</sub>       | CALLV1      | No             | -                       |                                     |
| 2             | 3F4 <sub>H</sub>       | CALLV2      | No             | -                       |                                     |
| 3             | 3F0 <sub>H</sub>       | CALLV3      | No             | -                       |                                     |
| 4             | 3EC <sub>H</sub>       | CALLV4      | No             | -                       |                                     |
| 5             | 3E8 <sub>H</sub>       | CALLV5      | No             | -                       |                                     |
| 6             | 3E4 <sub>H</sub>       | CALLV6      | No             | -                       |                                     |
| 7             | 3E0 <sub>H</sub>       | CALLV7      | No             | -                       |                                     |
| 8             | 3DC <sub>H</sub>       | RESET       | No             | -                       |                                     |
| 9             | 3D8 <sub>H</sub>       | INT9        | No             | -                       |                                     |
| 10            | 3D4 <sub>H</sub>       | EXCEPTION   | No             | -                       |                                     |
| 11            | 3D0 <sub>H</sub>       | NMI         | No             | -                       | Non-Maskable Interrupt              |
| 12            | 3CC <sub>H</sub>       | DLY         | No             | 12                      | Delayed Interrupt                   |
| 13            | 3C8 <sub>H</sub>       | RC_TIMER    | No             | 13                      | RC Timer                            |
| 14            | 3C4 <sub>H</sub>       | MC_TIMER    | No             | 14                      | Main Clock Timer                    |
| 15            | 3C0 <sub>H</sub>       | SC_TIMER    | No             | 15                      | Sub Clock Timer                     |
| 16            | 3BC <sub>H</sub>       | PLL_UNLOCK  | No             | 16                      | Reserved                            |
| 17            | 3B8 <sub>H</sub>       | EXTINT0     | Yes            | 17                      | External Interrupt 0                |
| 18            | 3B4 <sub>H</sub>       |             |                |                         | Reserved                            |
| 19            | 3B0 <sub>H</sub>       | EXTINT2     | Yes            | 19                      | External Interrupt 2                |
| 20            | 3AC <sub>H</sub>       | EXTINT3     | Yes            | 20                      | External Interrupt 3                |
| 21            | 3A8 <sub>H</sub>       | EXTINT4     | Yes            | 21                      | External Interrupt 4                |
| 22            | 3A4 <sub>H</sub>       |             |                |                         | Reserved                            |
| 23            | 3A0 <sub>H</sub>       | EXTINT7     | Yes            | 23                      | External Interrupt 7                |
| 24            | 39C <sub>H</sub>       | EXTINT8     | Yes            | 24                      | External Interrupt 8                |
| 25            | 398 <sub>H</sub>       | EXTINT9     | Yes            | 25                      | External Interrupt 9                |
| 26            | 394 <sub>H</sub>       | EXTINT10    | Yes            | 26                      | External Interrupt 10               |
| 27            | 390 <sub>H</sub>       | EXTINT11    | Yes            | 27                      | External Interrupt 11               |
| 28            | 38C <sub>H</sub>       | EXTINT12    | Yes            | 28                      | External Interrupt 12               |
| 29            | 388 <sub>H</sub>       | EXTINT13    | Yes            | 29                      | External Interrupt 13               |
| 30            | 384 <sub>H</sub>       | EXTINT14    | Yes            | 30                      | External Interrupt 14               |
| 31            | 380 <sub>H</sub>       | EXTINT15    | Yes            | 31                      | External Interrupt 15               |
| 32            | 37C <sub>H</sub>       | CAN1        | No             | 32                      | CAN Controller 1 (only MB96F356Y/R) |

# MB96350 Series

Interrupt vector table MB96(F)35x (2 of 3)

| Vector number | Offset in vector table | Vector name | Cleared by DMA | Index in ICR to program | Description                                             |
|---------------|------------------------|-------------|----------------|-------------------------|---------------------------------------------------------|
| 33            | 378 <sub>H</sub>       | CAN2        | No             | 33                      | CAN Controller 2 (only MB96F356Y/R and MB96F353R/F355R) |
| 34            | 374 <sub>H</sub>       | PPG0        | Yes            | 34                      | Programmable Pulse Generator 0                          |
| 35            | 370 <sub>H</sub>       | PPG1        | Yes            | 35                      | Programmable Pulse Generator 1                          |
| 36            | 36C <sub>H</sub>       | PPG2        | Yes            | 36                      | Programmable Pulse Generator 2                          |
| 37            | 368 <sub>H</sub>       | PPG3        | Yes            | 37                      | Programmable Pulse Generator 3                          |
| 38            | 364 <sub>H</sub>       | PPG4        | Yes            | 38                      | Programmable Pulse Generator 4                          |
| 39            | 360                    | PPG5        | Yes            | 39                      | Programmable Pulse Generator 5                          |
| 40            | 35C <sub>H</sub>       | PPG6        | Yes            | 40                      | Programmable Pulse Generator 6                          |
| 41            | 358 <sub>H</sub>       | PPG7        | Yes            | 41                      | Programmable Pulse Generator 7                          |
| 42            | 354 <sub>H</sub>       | PPG8        | Yes            | 42                      | Programmable Pulse Generator 8                          |
| 43            | 350 <sub>H</sub>       | PPG9        | Yes            | 43                      | Programmable Pulse Generator 9                          |
| 44            | 34C <sub>H</sub>       | PPG10       | Yes            | 44                      | Programmable Pulse Generator 10                         |
| 45            | 348 <sub>H</sub>       | PPG11       | Yes            | 45                      | Programmable Pulse Generator 11                         |
| 46            | 344 <sub>H</sub>       | PPG12       | Yes            | 46                      | Programmable Pulse Generator 12                         |
| 47            | 340 <sub>H</sub>       | PPG13       | Yes            | 47                      | Programmable Pulse Generator 13                         |
| 48            | 33C <sub>H</sub>       | PPG14       | Yes            | 48                      | Programmable Pulse Generator 14                         |
| 49            | 338 <sub>H</sub>       | PPG15       | Yes            | 49                      | Programmable Pulse Generator 15                         |
| 50            | 334 <sub>H</sub>       | PPG16       | Yes            | 50                      | Programmable Pulse Generator 16                         |
| 51            | 330 <sub>H</sub>       | PPG17       | Yes            | 51                      | Programmable Pulse Generator 17                         |
| 52            | 32C <sub>H</sub>       | PPG18       | Yes            | 52                      | Programmable Pulse Generator 18                         |
| 53            | 328 <sub>H</sub>       | PPG19       | Yes            | 53                      | Programmable Pulse Generator 19                         |
| 54            | 324 <sub>H</sub>       | RLT0        | Yes            | 54                      | Reload Timer 0                                          |
| 55            | 320 <sub>H</sub>       | RLT1        | Yes            | 55                      | Reload Timer 1                                          |
| 56            | 31C <sub>H</sub>       | RLT2        | Yes            | 56                      | Reload Timer 2                                          |
| 57            | 318 <sub>H</sub>       | RLT3        | Yes            | 57                      | Reload Timer 3                                          |
| 58            | 314 <sub>H</sub>       | PPGRLT      | Yes            | 58                      | Reload Timer 6 - dedicated for PPG                      |
| 59            | 310 <sub>H</sub>       | ICU0        | Yes            | 59                      | Input Capture Unit 0                                    |
| 60            | 30C <sub>H</sub>       | ICU1        | Yes            | 60                      | Input Capture Unit 1                                    |
| 61            | 308 <sub>H</sub>       |             |                |                         | Reserved                                                |
| 62            | 304 <sub>H</sub>       |             |                |                         | Reserved                                                |
| 63            | 300 <sub>H</sub>       | ICU4        | Yes            | 63                      | Input Capture Unit 4                                    |
| 64            | 2FC <sub>H</sub>       | ICU5        | Yes            | 64                      | Input Capture Unit 5                                    |
| 65            | 2F8 <sub>H</sub>       | ICU6        | Yes            | 65                      | Input Capture Unit 6                                    |
| 66            | 2F4 <sub>H</sub>       | ICU7        | Yes            | 66                      | Input Capture Unit 7                                    |

# MB96350 Series

Interrupt vector table MB96(F)35x (3 of 3)

| Vector number | Offset in vector table | Vector name | Cleared by DMA | Index in ICR to program | Description                         |
|---------------|------------------------|-------------|----------------|-------------------------|-------------------------------------|
| 67            | 2F0 <sub>H</sub>       |             |                |                         | Reserved                            |
| 68            | 2EC <sub>H</sub>       | ICU9        | Yes            | 68                      | Input Capture Unit 9                |
| 69            | 2E8 <sub>H</sub>       | ICU10       | Yes            | 69                      | Input Capture Unit 10               |
| 70            | 2E4 <sub>H</sub>       |             |                |                         | Reserved                            |
| 71            | 2E0 <sub>H</sub>       | OCU4        | Yes            | 71                      | Output Compare Unit 4               |
| 72            | 2DC <sub>H</sub>       | OCU5        | Yes            | 72                      | Output Compare Unit 5               |
| 73            | 2D8 <sub>H</sub>       | OCU6        | Yes            | 73                      | Output Compare Unit 6               |
| 74            | 2D4 <sub>H</sub>       | OCU7        | Yes            | 74                      | Output Compare Unit 7               |
| 75            | 2D0 <sub>H</sub>       |             |                |                         | Reserved                            |
| 76            | 2CC <sub>H</sub>       |             |                |                         | Reserved                            |
| 77            | 2C8 <sub>H</sub>       | FRT0        | Yes            | 77                      | Free Running Timer 0                |
| 78            | 2C4 <sub>H</sub>       | FRT1        | Yes            | 78                      | Free Running Timer 1                |
| 79            | 2C0 <sub>H</sub>       | FRT2        | Yes            | 79                      | Free Running Timer 2                |
| 80            | 2BC <sub>H</sub>       | FRT3        | Yes            | 80                      | Free Running Timer 3                |
| 81            | 2B8 <sub>H</sub>       | RTC0        | No             | 81                      | Real Timer Clock                    |
| 82            | 2B4 <sub>H</sub>       | CAL0        | No             | 82                      | Clock Calibration Unit              |
| 83            | 2B0 <sub>H</sub>       | IIC0        | Yes            | 83                      | I2C interface                       |
| 84            | 2AC <sub>H</sub>       | ADC0        | Yes            | 84                      | A/D Converter                       |
| 85            | 2A8 <sub>H</sub>       | LINR2       | Yes            | 85                      | LIN USART 2 RX                      |
| 86            | 2A4 <sub>H</sub>       | LINT2       | Yes            | 86                      | LIN USART 2 TX                      |
| 87            | 2A0 <sub>H</sub>       | LINR3       | Yes            | 87                      | LIN USART 3 RX                      |
| 88            | 29C <sub>H</sub>       | LINT3       | Yes            | 88                      | LIN USART 3 TX                      |
| 89            | 298 <sub>H</sub>       | LINR7       | Yes            | 89                      | LIN USART 7 RX                      |
| 90            | 294 <sub>H</sub>       | LINT7       | Yes            | 90                      | LIN USART 7 TX                      |
| 91            | 290 <sub>H</sub>       | LINR8       | Yes            | 91                      | LIN USART 8 RX                      |
| 92            | 28C <sub>H</sub>       | LINT8       | Yes            | 92                      | LIN USART 8 TX                      |
| 93            | 288 <sub>H</sub>       | FLASH_A     | No             | 93                      | Flash memory A (only Flash devices) |

## ■ HANDLING DEVICES

Special care is required for the following when handling the device:

- Latch-up prevention
- Unused pins handling
- External clock usage
- Unused sub clock signal
- Notes on PLL clock mode operation
- Power supply pins ( $V_{CC}/V_{SS}$ )
- Crystal oscillator circuit
- Turn on sequence of power supply to A/D converter and analog inputs
- Pin handling when not using the A/D converter
- Notes on energization
- Stabilization of power supply voltage
- Serial communication

### 1. Latch-up prevention

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than  $V_{CC}$  or lower than  $V_{SS}$  is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between  $V_{CC}$  pins and  $V_{SS}$  pins.

Latch-up may increase the power supply current dramatically, causing thermal damages to the device.

### 2. Unused pins handling

Unused input pins can be left open when the input is disabled (corresponding bit of Port Input Enable register  $PIER = 0$ ).

Leaving unused input pins open when the input is enabled may result in misbehavior and possible permanent damage of the device. They must therefore be pulled up or pulled down through resistors. To prevent latch-up, those resistors should be more than 2 k $\Omega$ .


Unused bidirectional pins can be set either to the output state and be then left open, or to the input state with either input disabled or external pull-up/pull-down resistor as described above.

### 3. External clock usage

The permitted frequency range of an external clock depends on the oscillator type and configuration. See AC Characteristics for detailed modes and frequency limits. Single and opposite phase external clocks must be connected as follows:


#### 1. Single phase external clock

- When using a single phase external clock, X0 pin must be driven and X1 pin left open.



## 2. Opposite phase external clock

- When using an opposite phase external clock, X1 (X1A) must be supplied with a clock signal which has the opposite phase to the X0 (X0A) pins.



## 4. Unused sub clock signal

If the pins X0A and X1A are not connected to an oscillator, a pull-down resistor must be connected on the X0A pin and the X1A pin must be left open.

## 5. Notes on PLL clock mode operation

If the PLL clock mode is selected and no external oscillator is operating or no external clock is supplied, the microcontroller attempts to work with the free oscillating PLL. Performance of this operation, however, cannot be guaranteed.

## 6. Power supply pins ( $V_{CC}/V_{SS}$ )

It is required that all  $V_{CC}$ -level as well as all  $V_{SS}$ -level power supply pins are at the same potential. If there is more than one  $V_{CC}$  or  $V_{SS}$  level, the device may operate incorrectly or be damaged even within the guaranteed operating range.

$V_{CC}$  and  $V_{SS}$  must be connected to the device from the power supply with lowest possible impedance.

As a measure against power supply noise, it is required to connect a bypass capacitor of about 0.1  $\mu\text{F}$  between  $V_{CC}$  and  $V_{SS}$  as close as possible to  $V_{CC}$  and  $V_{SS}$  pins.

## 7. Crystal oscillator and ceramic resonator circuit

Noise at X0, X1 pins or X0A, X1A pins might cause abnormal operation. It is required to provide bypass capacitors with shortest possible distance to X0, X1 pins and X0A, X1A pins, crystal oscillator (or ceramic resonator) and ground lines, and, to the utmost effort, that the lines of oscillation circuit do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X0, X1 pins and X0A, X1A pins with a ground area for stabilizing the operation.

It is highly recommended to evaluate the quartz/MCU or resonator/MCU system at the quartz or resonator manufacturer, especially when using low-Q resonators at higher frequencies.

## 8. Turn on sequence of power supply to A/D converter and analog inputs

It is required to turn the A/D converter power supply ( $AV_{CC}$ ,  $AV_{RH}$ ,  $AV_{RL}$ ) and analog inputs ( $AN_n$ ) on after turning the digital power supply ( $V_{CC}$ ) on.

It is also required to turn the digital power off after turning the A/D converter supply and analog inputs off. In this case, the voltage must not exceed  $AV_{RH}$  or  $AV_{CC}$  (turning the analog and digital power supplies simultaneously on or off is acceptable).

## 9. Pin handling when not using the A/D converter

It is required to connect the unused pins of the A/D converter as  $AV_{CC} = V_{CC}$ ,  $AV_{SS} = AV_{RH} = AV_{RL} = V_{SS}$ .

## 10. Notes on Power-on

To prevent malfunction of the internal voltage regulator, supply voltage profile while turning the power supply on should be slower than 50  $\mu\text{s}$  from 0.2 V to 2.7 V.

## 11. Stabilization of power supply voltage

If the power supply voltage varies acutely even within the operation safety range of the Vcc power supply voltage, a malfunction may occur. The Vcc power supply voltage must therefore be stabilized. As stabilization guidelines, the power supply voltage must be stabilized in such a way that Vcc ripple fluctuations (peak to peak value) in the commercial frequencies (50 to 60 Hz) fall within 10% of the standard Vcc power supply voltage and the transient fluctuation rate becomes 0.1V/μs or less in instantaneous fluctuation for power supply switching.

## 12. Serial communication

There is a possibility to receive wrong data due to noise or other causes on the serial communication.

Therefore, design a printed circuit board so as to avoid noise.

Consider receiving of wrong data when designing the system. For example apply a checksum and retransmit the data if an error occurs.

# MB96350 Series

## ■ ELECTRICAL CHARACTERISTICS

### 1. Absolute Maximum Ratings


| Parameter                                      | Symbol              | Rating         |                | Unit             | Remarks                                                                            |
|------------------------------------------------|---------------------|----------------|----------------|------------------|------------------------------------------------------------------------------------|
|                                                |                     | Min            | Max            |                  |                                                                                    |
| Power supply voltage                           | $V_{CC}$            | $V_{SS} - 0.3$ | $V_{SS} + 6.0$ | V                |                                                                                    |
|                                                | $AV_{CC}$           | $V_{SS} - 0.3$ | $V_{SS} + 6.0$ | V                | $V_{CC} = AV_{CC}$ *1                                                              |
| AD Converter voltage references                | AVRH, AVRL          | $V_{SS} - 0.3$ | $V_{SS} + 6.0$ | V                | $AV_{CC} \geq AVRH$ , $AV_{CC} \geq AVRL$ ,<br>$AVRH > AVRL$ , $AVRL \geq AV_{SS}$ |
| Input voltage                                  | $V_I$               | $V_{SS} - 0.3$ | $V_{SS} + 6.0$ | V                | $V_I \leq V_{CC} + 0.3V$ *2                                                        |
| Output voltage                                 | $V_O$               | $V_{SS} - 0.3$ | $V_{SS} + 6.0$ | V                | $V_O \leq V_{CC} + 0.3V$ *2                                                        |
| Maximum Clamp Current                          | $I_{CLAMP}$         | -4.0           | +4.0           | mA               | Applicable to general purpose I/O pins *3                                          |
| Total Maximum Clamp Current                    | $\Sigma I_{CLAMP} $ | -              | 40             | mA               | Applicable to general purpose I/O pins *3                                          |
| "L" level maximum output current               | $I_{OL1}$           | -              | 15             | mA               | Normal outputs with driving strength set to 5mA                                    |
| "L" level average output current               | $I_{OLAV1}$         | -              | 5              | mA               | Normal outputs with driving strength set to 5mA                                    |
| "L" level maximum overall output current       | $\Sigma I_{OL1}$    | -              | 100            | mA               | Normal outputs                                                                     |
| "L" level average overall output current       | $\Sigma I_{OLAV1}$  | -              | 50             | mA               | Normal outputs                                                                     |
| "H" level maximum output current               | $I_{OH1}$           | -              | -15            | mA               | Normal outputs with driving strength set to 5mA                                    |
| "H" level average output current               | $I_{OHAV1}$         | -              | -5             | mA               | Normal outputs with driving strength set to 5mA                                    |
| "H" level maximum overall output current       | $\Sigma I_{OH1}$    | -              | -100           | mA               | Normal outputs                                                                     |
| "H" level average overall output current       | $\Sigma I_{OHAV1}$  | -              | -50            | mA               | Normal outputs                                                                     |
| Permitted Power dissipation (Flash devices) *4 | $P_D$               | -              | 320*5          | mW               | $T_A=105^\circ\text{C}$                                                            |
|                                                |                     | -              | 640*5          | mW               | $T_A=85^\circ\text{C}$                                                             |
|                                                |                     | -              | 800*5          | mW               | $T_A=75^\circ\text{C}$                                                             |
|                                                |                     | -              | 400*5          | mW               | $T_A=125^\circ\text{C}$ , no Flash program/erase *6                                |
|                                                |                     | -              | 560*5          | mW               | $T_A=115^\circ\text{C}$ , no Flash program/erase *6                                |
| Operating ambient temperature                  | $T_A$               | 0              | +70            | $^\circ\text{C}$ | MB96V300B                                                                          |
|                                                |                     | -40            | +105           |                  |                                                                                    |
|                                                |                     | -40            | +125           |                  | *6                                                                                 |
| Storage temperature                            | $T_{STG}$           | -55            | +150           | $^\circ\text{C}$ |                                                                                    |

\*1:  $AV_{CC}$  and  $V_{CC}$  must be set to the same voltage. It is required that  $AV_{CC}$  does not exceed  $V_{CC}$  and that the voltage at the analog inputs does not exceed  $AV_{CC}$  neither when the power is switched on.

# MB96350 Series

- \*2:  $V_I$  and  $V_O$  should not exceed  $V_{CC} + 0.3$  V.  $V_I$  should also not exceed the specified ratings. However if the maximum current to/from a input is limited by some means with external components, the  $I_{CLAMP}$  rating supersedes the  $V_I$  rating. Input/output voltages of standard ports depend on  $V_{CC}$ .
- \*3:
- Applicable to all general purpose I/O pins (Pnn\_m)
  - Use within recommended operating conditions.
  - Use at DC voltage (current)
  - The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
  - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
  - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the VCC pin, and this may affect other devices.
  - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
  - Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset (except devices with persistent low voltage reset in internal vector mode).

- Sample recommended circuits:



- \*4: The maximum permitted power dissipation depends on the ambient temperature, the air flow velocity and the thermal conductance of the package on the PCB.  
The actual power dissipation depends on the customer application and can be calculated as follows:  
 $P_D = P_{IO} + P_{INT}$   
 $P_{IO} = \sum (V_{OL} * I_{OL} + V_{OH} * I_{OH})$  (IO load power dissipation, sum is performed on all IO ports)  
 $P_{INT} = V_{CC} * (I_{CC} + I_A)$  (internal power dissipation)  
 $I_{CC}$  is the total core current consumption into  $V_{CC}$  as described in the "DC characteristics" and depends on the selected operation mode and clock frequency and the usage of functions like Flash programming or the clock modulator.  
 $I_A$  is the analog current consumption into  $AV_{CC}$ .
- \*5: Worst case value for a package mounted on single layer PCB at specified  $T_A$  without air flow.
- \*6: Please contact Fujitsu for reliability limitations when using under these conditions.

**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## 2. Recommended Operating Conditions

| Parameter                       | Symbol          | Value |          |     | Unit | Remarks                                                                    |
|---------------------------------|-----------------|-------|----------|-----|------|----------------------------------------------------------------------------|
|                                 |                 | Min   | Typ      | Max |      |                                                                            |
| Power supply voltage            | V <sub>CC</sub> | 3.0   | -        | 5.5 | V    |                                                                            |
| Smoothing capacitor at C<br>pin | C <sub>S</sub>  | 3.5   | 4.7 - 10 | 15  | μF   | Use a low inductance capacitor<br>(for example X7R ceramic ca-<br>pacitor) |

**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

# MB96350 Series

## 3. DC characteristics

(T<sub>A</sub> = -40°C to 125°C, V<sub>CC</sub> = AV<sub>CC</sub> = 3.0V to 5.5V, V<sub>SS</sub> = AV<sub>SS</sub> = 0V)

| Parameter       | Symbol             | Pin                  | Condition                                       | Value                    |     |                          | Unit | Remarks                |
|-----------------|--------------------|----------------------|-------------------------------------------------|--------------------------|-----|--------------------------|------|------------------------|
|                 |                    |                      |                                                 | Min                      | Typ | Max                      |      |                        |
| Input H voltage | V <sub>IH</sub>    | Port inputs<br>Pnn_m | CMOS Hysteresis<br>0.8/0.2 input selected       | 0.8<br>V <sub>CC</sub>   | -   | V <sub>CC</sub> +<br>0.3 | V    |                        |
|                 |                    |                      | CMOS Hysteresis<br>0.7/0.3 input selected       | 0.7<br>V <sub>CC</sub>   | -   | V <sub>CC</sub> +<br>0.3 | V    | V <sub>CC</sub> ≥ 4.5V |
|                 |                    |                      |                                                 | 0.74<br>V <sub>CC</sub>  | -   | V <sub>CC</sub> +<br>0.3 | V    | V <sub>CC</sub> < 4.5V |
|                 |                    |                      | AUTOMOTIVE<br>Hysteresis input<br>selected      | 0.8<br>V <sub>CC</sub>   | -   | V <sub>CC</sub> +<br>0.3 | V    |                        |
|                 |                    |                      | TTL input selected                              | 2.0                      | -   | V <sub>CC</sub> +<br>0.3 | V    |                        |
|                 | V <sub>IHX0F</sub> | X0                   | External clock in<br>"Fast Clock Input<br>mode" | 0.8<br>V <sub>CC</sub>   | -   | V <sub>CC</sub> +<br>0.3 | V    |                        |
|                 | V <sub>IHX0S</sub> | X0,X1,<br>X0A,X1A    | External clock in<br>"oscillation mode"         | 2.5                      | -   | V <sub>CC</sub> +<br>0.3 | V    |                        |
|                 | V <sub>IHR</sub>   | RSTX                 | -                                               | 0.8<br>V <sub>CC</sub>   | -   | V <sub>CC</sub> +<br>0.3 | V    | CMOS Hysteresis input  |
|                 | V <sub>IHM</sub>   | MD2-MD0              | -                                               | V <sub>CC</sub> -<br>0.3 | -   | V <sub>CC</sub> +<br>0.3 | V    |                        |
| Input L voltage | V <sub>IL</sub>    | Port inputs<br>Pnn_m | CMOS Hysteresis<br>0.8/0.2 input selected       | V <sub>SS</sub> -<br>0.3 | -   | 0.2<br>V <sub>CC</sub>   | V    |                        |
|                 |                    |                      | CMOS Hysteresis<br>0.7/0.3 input selected       | V <sub>SS</sub> -<br>0.3 | -   | 0.3<br>V <sub>CC</sub>   | V    |                        |
|                 |                    |                      |                                                 |                          | -   | 0.5<br>V <sub>CC</sub>   | V    | V <sub>CC</sub> ≥ 4.5V |
|                 |                    |                      | AUTOMOTIVE<br>Hysteresis input<br>selected      | V <sub>SS</sub> -<br>0.3 | -   | 0.46<br>V <sub>CC</sub>  |      | V <sub>CC</sub> < 4.5V |
|                 |                    |                      | TTL input selected                              | V <sub>SS</sub> -<br>0.3 | -   | 0.8                      | V    |                        |
|                 | V <sub>ILX0F</sub> | X0                   | External clock in<br>"Fast Clock Input<br>mode" | V <sub>SS</sub> -<br>0.3 | -   | 0.2 V <sub>CC</sub>      | V    |                        |
|                 | V <sub>ILX0S</sub> | X0,X1,<br>X0A,X1A    | External clock in<br>"oscillation mode"         | V <sub>SS</sub> -<br>0.3 | -   | 0.4                      | V    |                        |
|                 | V <sub>ILR</sub>   | RSTX                 | -                                               | V <sub>SS</sub> -<br>0.3 | -   | 0.2 V <sub>CC</sub>      | V    | CMOS Hysteresis input  |
|                 | V <sub>ILM</sub>   | MD2-MD0              | -                                               | V <sub>SS</sub> -<br>0.3 | -   | V <sub>SS</sub> +<br>0.3 | V    |                        |

# MB96350 Series

( $T_A = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $V_{CC} = AV_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = AV_{SS} = 0\text{V}$ )

| Parameter          | Symbol    | Pin            | Condition                                                              | Value          |     |     | Unit             | Remarks                     |
|--------------------|-----------|----------------|------------------------------------------------------------------------|----------------|-----|-----|------------------|-----------------------------|
|                    |           |                |                                                                        | Min            | Typ | Max |                  |                             |
| Output H voltage   | $V_{OH2}$ | Normal outputs | $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$<br>$I_{OH} = -2\text{mA}$   | $V_{CC} - 0.5$ | -   | -   | V                | Driving strength set to 2mA |
|                    |           |                | $3.0\text{V} \leq V_{CC} < 4.5\text{V}$<br>$I_{OH} = -1.6\text{mA}$    |                |     |     |                  |                             |
|                    | $V_{OH5}$ | Normal outputs | $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$<br>$I_{OH} = -5\text{mA}$   | $V_{CC} - 0.5$ | -   | -   | V                | Driving strength set to 5mA |
|                    |           |                | $3.0\text{V} \leq V_{CC} < 4.5\text{V}$<br>$I_{OH} = -3\text{mA}$      |                |     |     |                  |                             |
|                    | $V_{OH3}$ | 3mA outputs    | $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$<br>$I_{OH} = -3\text{mA}$   | $V_{CC} - 0.5$ | -   | -   | V                |                             |
|                    |           |                | $3.0\text{V} \leq V_{CC} < 4.5\text{V}$<br>$I_{OH} = -2\text{mA}$      |                |     |     |                  |                             |
| Output L voltage   | $V_{OL2}$ | Normal outputs | $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$<br>$I_{OL} = +2\text{mA}$   | -              | -   | 0.4 | V                | Driving strength set to 2mA |
|                    |           |                | $3.0\text{V} \leq V_{CC} < 4.5\text{V}$<br>$I_{OL} = +1.6\text{mA}$    |                |     |     |                  |                             |
|                    | $V_{OL5}$ | Normal outputs | $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$<br>$I_{OL} = +5\text{mA}$   | -              | -   | 0.4 | V                | Driving strength set to 5mA |
|                    |           |                | $3.0\text{V} \leq V_{CC} < 4.5\text{V}$<br>$I_{OL} = +3\text{mA}$      |                |     |     |                  |                             |
|                    | $V_{OL3}$ | 3mA outputs    | $3.0\text{V} \leq V_{CC} \leq 5.5\text{V}$<br>$I_{OL} = +3\text{mA}$   | -              | -   | 0.4 | V                |                             |
|                    |           |                |                                                                        |                |     |     |                  |                             |
| Input leak current | $I_{IL}$  | Pnn_m          | $V_{SS} < V_I < V_{CC}$<br>$AV_{SS}, AV_{RL} < V_I < AV_{CC}, AV_{RH}$ | -1             | -   | +1  | $\mu\text{A}$    | Single port pin             |
| Pull-up resistance | $R_{UP}$  | Pnn_m, RSTX    | $V_{CC} = 3.3\text{V} \pm 10\%$                                        | 40             | 100 | 160 | $\text{k}\Omega$ |                             |
|                    |           |                | $V_{CC} = 5.0\text{V} \pm 10\%$                                        | 25             | 50  | 100 | $\text{k}\Omega$ |                             |

# MB96350 Series

(T<sub>A</sub> = -40°C to 125°C, V<sub>CC</sub> = AV<sub>CC</sub> = 3.0V to 5.5V, V<sub>SS</sub> = AV<sub>SS</sub> = 0V)

| Parameter                          | Symbol              | Condition (at T <sub>A</sub> )                                                                                                        |        | Value |     |      | Remarks             |
|------------------------------------|---------------------|---------------------------------------------------------------------------------------------------------------------------------------|--------|-------|-----|------|---------------------|
|                                    |                     |                                                                                                                                       |        | Typ   | Max | Unit |                     |
| Power supply current in Run modes* | I <sub>CCPLL</sub>  | PLL Run mode with<br>CLKS1/2 = 48MHz,<br>CLKB = CLKP1/2 = 24MHz<br><br>(CLKRC and CLKSC stopped. Core voltage at 1.9V)                | +25°C  | 35    | 44  | mA   | 0 Flash wait states |
|                                    |                     |                                                                                                                                       | +125°C | 36    | 47  |      |                     |
|                                    |                     | PLL Run mode with<br>CLKS1/2 = CLKB = CLKP1= 56MHz,<br>CLKP2 = 28MHz<br><br>(CLKRC and CLKSC stopped. Core voltage at 1.9V)           | +25°C  | 44    | 57  | mA   | 2 Flash wait states |
|                                    |                     |                                                                                                                                       | +125°C | 45    | 60  |      |                     |
|                                    |                     | PLL Run mode with<br>CLKS1/2 = 96MHz,<br>CLKB = CLKP1= 48MHz,<br>CLKP2 = 24MHz<br><br>(CLKRC and CLKSC stopped. Core voltage at 1.9V) | +25°C  | 49    | 62  | mA   | 1 Flash wait state  |
|                                    |                     |                                                                                                                                       | +125°C | 50    | 65  |      |                     |
|                                    | I <sub>CCMAIN</sub> | Main Run mode with<br>CLKS1/2 = CLKB = CLKP1/2 = 4MHz<br><br>(CLKPLL, CLKSC and CLKRC stopped)                                        | +25°C  | 4.5   | 5.5 | mA   | 1 Flash wait state  |
|                                    |                     |                                                                                                                                       | +125°C | 5.1   | 8.5 |      |                     |
|                                    | I <sub>CCRCH</sub>  | RC Run mode with<br>CLKS1/2 = CLKB = CLKP1/2 = 2MHz<br><br>(CLKMC, CLKPLL and CLKSC stopped)                                          | +25°C  | 2.9   | 4   | mA   | 1 Flash wait state  |
|                                    |                     |                                                                                                                                       | +125°C | 3.5   | 6.5 |      |                     |

# MB96350 Series

(T<sub>A</sub> = -40°C to 125°C, V<sub>CC</sub> = AV<sub>CC</sub> = 3.0V to 5.5V, V<sub>SS</sub> = AV<sub>SS</sub> = 0V)

| Parameter                                       | Symbol                                                                                                       | Condition (at T <sub>A</sub> )                                             |                                                          | Value |      |      | Remarks                             |
|-------------------------------------------------|--------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------|----------------------------------------------------------|-------|------|------|-------------------------------------|
|                                                 |                                                                                                              |                                                                            |                                                          | Typ   | Max  | Unit |                                     |
| Power supply current in Run modes*              | I <sub>CCRCL</sub>                                                                                           | RC Run mode with<br>CLKS1/2 = CLKB =<br>CLKP1/2 = 100kHz,<br>SMCR:LPMS = 0 | +25°C                                                    | 0.4   | 0.6  | mA   | MB96F356 at 1 Flash wait state      |
|                                                 |                                                                                                              |                                                                            | +125°C                                                   | 0.9   | 3.5  |      |                                     |
|                                                 |                                                                                                              | (CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in high power mode)    | +25°C                                                    | 0.18  | 0.3  | mA   | MB96F353/F355 at 1 Flash wait state |
|                                                 |                                                                                                              |                                                                            | +125°C                                                   | 0.68  | 3.3  |      |                                     |
|                                                 |                                                                                                              | RC Run mode with<br>CLKS1/2 = CLKB =<br>CLKP1/2 = 100kHz,<br>SMCR:LPMS = 1 | +25°C                                                    | 0.15  | 0.25 | mA   | 1 Flash wait state                  |
|                                                 |                                                                                                              |                                                                            | +125°C                                                   | 0.65  | 3.2  |      |                                     |
|                                                 | (CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in low power mode, no Flash programming/erasing allowed) |                                                                            |                                                          |       |      |      |                                     |
|                                                 |                                                                                                              | I <sub>CCSUB</sub>                                                         | Sub Run mode with<br>CLKS1/2 = CLKB =<br>CLKP1/2 = 32kHz | +25°C | 0.1  | 0.2  | mA                                  |
|                                                 | +125°C                                                                                                       |                                                                            |                                                          | 0.6   | 3    |      |                                     |
|                                                 | (CLKMC, CLKPLL and CLKRC stopped, no Flash programming/erasing allowed)                                      |                                                                            |                                                          |       |      |      |                                     |
| I <sub>CCSPLL</sub>                             |                                                                                                              | PLL Sleep mode with<br>CLKS1/2 = 48MHz,<br>CLKP1/2 = 24MHz                 | +25°C                                                    | 9     | 10.5 | mA   |                                     |
|                                                 | +125°C                                                                                                       |                                                                            | 9.7                                                      | 13    |      |      |                                     |
|                                                 | PLL Sleep mode with<br>CLKS1/2 = CLKP1=<br>56MHz, CLKP2 = 28MHz                                              | +25°C                                                                      | 14                                                       | 15.5  | mA   |      |                                     |
|                                                 |                                                                                                              | +125°C                                                                     | 14.8                                                     | 18    |      |      |                                     |
|                                                 | (CLKRC and CLKSC stopped. Core voltage at 1.9V)                                                              |                                                                            |                                                          |       |      |      |                                     |
|                                                 |                                                                                                              | PLL Sleep mode with<br>CLKS1/2 = 96MHz,<br>CLKP1= 48MHz,<br>CLKP2 = 24MHz  | +25°C                                                    | 15    | 16.5 | mA   |                                     |
| +125°C                                          | 15.8                                                                                                         |                                                                            | 19                                                       |       |      |      |                                     |
| (CLKRC and CLKSC stopped. Core voltage at 1.9V) |                                                                                                              |                                                                            |                                                          |       |      |      |                                     |

# MB96350 Series

(T<sub>A</sub> = -40°C to 125°C, V<sub>CC</sub> = AV<sub>CC</sub> = 3.0V to 5.5V, V<sub>SS</sub> = AV<sub>SS</sub> = 0V)

| Parameter                            | Symbol               | Condition (at T <sub>A</sub> )                                          | Value                                                                  |        |      | Remarks |               |
|--------------------------------------|----------------------|-------------------------------------------------------------------------|------------------------------------------------------------------------|--------|------|---------|---------------|
|                                      |                      |                                                                         | Typ                                                                    | Max    | Unit |         |               |
| Power supply current in Sleep modes* | I <sub>CCSMAIN</sub> | Main Sleep mode with CLKS1/2 = CLKP1/2 = 4MHz                           | +25°C                                                                  | 1.5    | 1.8  | mA      |               |
|                                      |                      | (CLKPLL, CLKSC and CLKRC stopped)                                       | +125°C                                                                 | 2      | 4.5  |         |               |
|                                      | I <sub>CCSRCH</sub>  | RC Sleep mode with CLKS1/2 = CLKP1/2 = 2MHz                             | +25°C                                                                  | 0.8    | 1.3  | mA      |               |
|                                      |                      | (CLKMC, CLKPLL and CLKSC stopped)                                       | +125°C                                                                 | 1.4    | 4    |         |               |
|                                      | I <sub>CCSRCL</sub>  | RC Sleep mode with CLKS1/2 = CLKP1/2 = 100kHz, SMCR:LPMSS = 0           | +25°C                                                                  | 0.3    | 0.5  | mA      | MB96F356      |
|                                      |                      |                                                                         | +125°C                                                                 | 0.8    | 3.4  |         |               |
|                                      |                      | (CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in high power mode) | +25°C                                                                  | 0.09   | 0.2  | mA      | MB96F353/F355 |
|                                      |                      |                                                                         | +125°C                                                                 | 0.59   | 3.1  |         |               |
|                                      |                      | RC Sleep mode with CLKS1/2 = CLKP1/2 = 100kHz, SMCR:LPMSS = 1           | +25°C                                                                  | 0.06   | 0.15 | mA      |               |
|                                      |                      |                                                                         | (CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in low power mode) | +125°C | 0.56 |         |               |
|                                      | I <sub>CCSSUB</sub>  | Sub Sleep mode with CLKS1/2 = CLKP1/2 = 32kHz                           | +25°C                                                                  | 0.04   | 0.12 | mA      |               |
|                                      |                      |                                                                         | (CLKMC, CLKPLL and CLKRC stopped)                                      | +125°C | 0.54 |         |               |
| Power supply current in Timer modes* | I <sub>CCTPLL</sub>  | PLL Timer mode with CLKMC = 4MHz, CLKPLL = 48MHz                        | +25°C                                                                  | 1.6    | 2    | mA      |               |
|                                      |                      | (CLKRC and CLKSC stopped. Core voltage at 1.9V)                         | +125°C                                                                 | 2.1    | 4.8  |         |               |

# MB96350 Series

(T<sub>A</sub> = -40°C to 125°C, V<sub>CC</sub> = AV<sub>CC</sub> = 3.0V to 5.5V, V<sub>SS</sub> = AV<sub>SS</sub> = 0V)

| Parameter                            | Symbol               | Condition (at T <sub>A</sub> )                                          |        | Value |      |      | Remarks       |
|--------------------------------------|----------------------|-------------------------------------------------------------------------|--------|-------|------|------|---------------|
|                                      |                      |                                                                         |        | Typ   | Max  | Unit |               |
| Power supply current in Timer modes* | I <sub>CCTMAIN</sub> | Main Timer mode with CLKMC = 4MHz, SMCR:LPMSS = 0                       | +25°C  | 0.35  | 0.5  | mA   | MB96F356      |
|                                      |                      |                                                                         | +125°C | 0.85  | 3.3  |      |               |
|                                      |                      | (CLKPLL, CLKRC and CLKSC stopped. Voltage regulator in high power mode) | +25°C  | 0.13  | 0.2  | mA   | MB96F353/F355 |
|                                      |                      |                                                                         | +125°C | 0.63  | 3    |      |               |
|                                      |                      | Main Timer mode with CLKMC = 4MHz, SMCR:LPMSS = 1                       | +25°C  | 0.1   | 0.15 | mA   |               |
|                                      |                      |                                                                         | +125°C | 0.6   | 2.9  |      |               |
|                                      | I <sub>CCTRCH</sub>  | RC Timer mode with CLKRC = 2MHz, SMCR:LPMSS = 0                         | +25°C  | 0.35  | 0.5  | mA   | MB96F356      |
|                                      |                      |                                                                         | +125°C | 0.85  | 3.3  |      |               |
|                                      |                      | (CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in high power mode) | +25°C  | 0.13  | 0.2  | mA   | MB96F353/F355 |
|                                      |                      |                                                                         | +125°C | 0.63  | 3    |      |               |
|                                      |                      | RC Timer mode with CLKRC = 2MHz, SMCR:LPMSS = 1                         | +25°C  | 0.1   | 0.15 | mA   |               |
|                                      |                      |                                                                         | +125°C | 0.6   | 2.9  |      |               |
|                                      | I <sub>CCTRCL</sub>  | RC Timer mode with CLKRC = 100kHz, SMCR:LPMSS = 0                       | +25°C  | 0.3   | 0.45 | mA   | MB96F356      |
|                                      |                      |                                                                         | +125°C | 0.8   | 3.2  |      |               |
|                                      |                      | (CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in high power mode) | +25°C  | 0.08  | 0.15 | mA   | MB96F353/F355 |
|                                      |                      |                                                                         | +125°C | 0.58  | 2.95 |      |               |
|                                      |                      | RC Timer mode with CLKRC = 100kHz, SMCR:LPMSS = 1                       | +25°C  | 0.05  | 0.1  | mA   |               |
|                                      |                      |                                                                         | +125°C | 0.55  | 2.85 |      |               |
|                                      | I <sub>CCTSUB</sub>  | Sub Timer mode with CLKSC = 32kHz                                       | +25°C  | 0.03  | 0.1  | mA   |               |
|                                      |                      |                                                                         | +125°C | 0.53  | 2.85 |      |               |
| (CLKMC, CLKPLL and CLKRC stopped)    |                      |                                                                         |        |       |      |      |               |

# MB96350 Series

(T<sub>A</sub> = -40°C to 125°C, V<sub>CC</sub> = AV<sub>CC</sub> = 3.0V to 5.5V, V<sub>SS</sub> = AV<sub>SS</sub> = 0V)

| Parameter                                            | Symbol               | Condition (at T <sub>A</sub> )                                           |        | Value |      |      | Remarks                                                                                                                     |
|------------------------------------------------------|----------------------|--------------------------------------------------------------------------|--------|-------|------|------|-----------------------------------------------------------------------------------------------------------------------------|
|                                                      |                      |                                                                          |        | Typ   | Max  | Unit |                                                                                                                             |
| Power supply current in Stop Mode                    | I <sub>CCH</sub>     | VR <sub>CR</sub> :LPMB[2:0] = 110 <sub>B</sub><br>(Core voltage at 1.8V) | +25°C  | 0.02  | 0.08 | mA   |                                                                                                                             |
|                                                      |                      |                                                                          | +125°C | 0.52  | 2.8  |      |                                                                                                                             |
|                                                      |                      | VR <sub>CR</sub> :LPMB[2:0] = 000 <sub>B</sub><br>(Core voltage at 1.2V) | +25°C  | 0.015 | 0.06 | mA   |                                                                                                                             |
|                                                      |                      |                                                                          | +125°C | 0.4   | 2.3  |      |                                                                                                                             |
| Power supply current for active Low Voltage detector | I <sub>CCLVD</sub>   | Low voltage detector enabled (R <sub>CR</sub> :LVDE = 1)                 | -      | 5     | 10   | μA   | MB96F353/F355<br>Must be added to all current above                                                                         |
|                                                      |                      |                                                                          | +25°C  | 90    | 140  | μA   | MB96F356<br>Must be added to all current above                                                                              |
|                                                      |                      |                                                                          | +125°C | 100   | 150  |      |                                                                                                                             |
| Power supply current for active Clock modulator      | I <sub>CCCLOMO</sub> | Clock modulator enabled (C <sub>MCR</sub> :PDX = 1)                      | -      | 3     | 4.5  | mA   | Must be added to all current above                                                                                          |
| Flash Write/Erase current                            | I <sub>CCFLASH</sub> | Current for one Flash module                                             | -      | 15    | 40   | mA   | Must be added to all current above                                                                                          |
| Input capacitance                                    | C <sub>IN</sub>      | -                                                                        | -      | 5     | 15   | pF   | Other than C, AV <sub>CC</sub> , AV <sub>SS</sub> , AVR <sub>H</sub> , AVR <sub>L</sub> , V <sub>CC</sub> , V <sub>SS</sub> |

\* The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. See chapter "Standby mode and voltage regulator control circuit" of the Hardware Manual for further details about voltage regulator control.



## 4. AC Characteristics

### Source Clock timing

( $T_A = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $V_{CC} = AV_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = AV_{SS} = 0\text{V}$ )

| Parameter               | Symbol             | Pin      | Value |        |         | Unit          | Remarks                                                                      |
|-------------------------|--------------------|----------|-------|--------|---------|---------------|------------------------------------------------------------------------------|
|                         |                    |          | Min   | Typ    | Max     |               |                                                                              |
| Clock frequency         | $f_C$              | X0, X1   | 3     | -      | 16      | MHz           | When using a crystal oscillator, PLL off                                     |
|                         |                    |          | 0     | -      | 16      | MHz           | When using an opposite phase external clock, PLL off                         |
|                         |                    |          | 3.5   | -      | 16      | MHz           | When using a crystal oscillator or opposite phase external clock, PLL on     |
| Clock frequency         | $f_{FCI}$          | X0       | 0     | -      | 56      | MHz           | When using a single phase external clock in "Fast Clock Input mode", PLL off |
|                         |                    |          | 3.5   | -      | 56      | MHz           | When using a single phase external clock in "Fast Clock Input mode", PLL on  |
| Clock frequency         | $f_{CL}$           | X0A, X1A | 32    | 32.768 | 100     | kHz           | When using an oscillation circuit                                            |
|                         |                    |          | 0     | -      | 100     | kHz           | When using an opposite phase external clock                                  |
|                         |                    | X0A      | 0     | -      | 50      | kHz           | When using a single phase external clock                                     |
| Clock frequency         | $f_{CR}$           | -        | 50    | 100    | 200     | kHz           | When using slow frequency of RC oscillator                                   |
|                         |                    |          | 1     | 2      | 4       | MHz           | When using fast frequency of RC oscillator                                   |
| PLL Clock frequency     | $f_{CLKVCO}$       | -        | 64    | -      | 200     | MHz           | Permitted VCO output frequency of PLL (CLKVCO)                               |
| PLL Phase Jitter        | $T_{PSKEW}$        | -        | -     | -      | $\pm 5$ | ns            | For CLKMC (PLL input clock) $\geq 4\text{MHz}$                               |
| Input clock pulse width | $P_{WH}, P_{WL}$   | X0,X1    | 8     | -      | -       | ns            | Duty ratio is about 30% to 70%                                               |
| Input clock pulse width | $P_{WHL}, P_{WLL}$ | X0A,X1A  | 5     | -      | -       | $\mu\text{s}$ |                                                                              |

# MB96350 Series



# MB96350 Series

## Internal Clock timing

(T<sub>A</sub> = -40°C to 125°C, V<sub>CC</sub> = AV<sub>CC</sub> = 3.0V to 5.5V, V<sub>SS</sub> = AV<sub>SS</sub> = 0V)


| Parameter                                                                        | Symbol                                  | Core Voltage Settings |     |      |     | Unit | Remarks           |
|----------------------------------------------------------------------------------|-----------------------------------------|-----------------------|-----|------|-----|------|-------------------|
|                                                                                  |                                         | 1.8V                  |     | 1.9V |     |      |                   |
|                                                                                  |                                         | Min                   | Max | Min  | Max |      |                   |
| Internal System clock frequency (CLKS1 and CLKS2)                                | f <sub>CLKS1</sub> , f <sub>CLKS2</sub> | 0                     | 92  | 0    | 96  | MHz  | Others than below |
|                                                                                  |                                         | 0                     | 88  | 0    | 96  | MHz  | MB96F356          |
| Internal CPU clock frequency (CLKB), internal peripheral clock frequency (CLKP1) | f <sub>CLKB</sub> , f <sub>CLKP1</sub>  | 0                     | 52  | 0    | 56  | MHz  |                   |
| Internal peripheral clock frequency (CLKP2)                                      | f <sub>CLKP2</sub>                      | 0                     | 28  | 0    | 32  | MHz  |                   |

# MB96350 Series

## External Reset timing

(T<sub>A</sub> = -40°C to 125°C, V<sub>CC</sub> = AV<sub>CC</sub> = 3.0V to 5.5V, V<sub>SS</sub> = AV<sub>SS</sub> = 0V)

| Parameter        | Symbol            | Pin  | Value |     |     | Unit | Remarks |
|------------------|-------------------|------|-------|-----|-----|------|---------|
|                  |                   |      | Min   | Typ | Max |      |         |
| Reset input time | t <sub>RSTL</sub> | RSTX | 500   | -   | -   | ns   |         |




# MB96350 Series


## Power On Reset timing

( $T_A = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $V_{CC} = AV_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = AV_{SS} = 0\text{V}$ )

| Parameter          | Symbol    | Pin      | Value |     |     | Unit | Remarks |
|--------------------|-----------|----------|-------|-----|-----|------|---------|
|                    |           |          | Min   | Typ | Max |      |         |
| Power on rise time | $t_R$     | $V_{CC}$ | 0.05  | -   | 30  | ms   |         |
| Power off time     | $t_{OFF}$ | $V_{CC}$ | 1     | -   | -   | ms   |         |



If the power supply is changed too rapidly, a power-on reset may occur.  
We recommend a smooth startup by restraining voltages when changing the power supply voltage during operation, as shown in the figure below.




# MB96350 Series

## External Input timing

( $T_A = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $V_{CC} = AV_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = AV_{SS} = 0\text{V}$ )

| Parameter         | Symbol                 | Pin       | Condition | Value                                                      |     | Unit | Used Pin input function           |
|-------------------|------------------------|-----------|-----------|------------------------------------------------------------|-----|------|-----------------------------------|
|                   |                        |           |           | Min                                                        | Max |      |                                   |
| Input pulse width | $t_{INH}$<br>$t_{INL}$ | INTn(_R)  | —         | 200                                                        | —   | ns   | External Interrupt                |
|                   |                        | NMI(_R)   |           |                                                            |     |      | NMI                               |
|                   |                        | Pnn_m     |           | $2 \cdot t_{CLKP1} + 200$<br>( $t_{CLKP1} = 1/f_{CLKP1}$ ) | —   | ns   | General Purpose IO                |
|                   |                        | TINn(_R)  |           |                                                            |     |      | Reload Timer                      |
|                   |                        | TTGn(_R)  |           |                                                            |     |      | PPG Trigger input                 |
|                   |                        | ADTG(_R)  |           |                                                            |     |      | AD Converter Trigger              |
|                   |                        | FRCKn(_R) |           |                                                            |     |      | Free Running Timer external clock |
|                   |                        | INn(_R)   |           |                                                            |     |      | Input Capture                     |

Note : Relocated Resource Inputs have same characteristics



# MB96350 Series

## External Bus timing

Note: The values given below are for an I/O driving strength  $IO_{drive} = 5mA$ . If  $IO_{drive}$  is 2mA, all the maximum output timing described in the different tables must then be increased by 10ns.

## Basic Timing


( $T_A = -40\text{ }^{\circ}C$  to  $+125\text{ }^{\circ}C$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = 0.0\text{ V}$ ,  $IO_{drive} = 5mA$ ,  $C_L = 50pF$ )

| Parameter                     | Symbol       | Pin                              | Condition | Value         |               | Unit | Remarks |
|-------------------------------|--------------|----------------------------------|-----------|---------------|---------------|------|---------|
|                               |              |                                  |           | Min           | Max           |      |         |
| ECLK                          | $t_{CYC}$    | ECLK                             | —         | 25            | —             | ns   |         |
|                               | $t_{CHCL}$   |                                  |           | $t_{CYC}/2-5$ | $t_{CYC}/2+5$ |      |         |
|                               | $t_{CLCH}$   |                                  |           | $t_{CYC}/2-5$ | $t_{CYC}/2+5$ |      |         |
| ECLK →<br>UBX/ LBX / CSn time | $t_{CHCBH}$  | CSn, UBX,<br>LBX, ECLK           | —         | -20           | 20            | ns   |         |
|                               | $t_{CHCBL}$  |                                  |           | -20           | 20            |      |         |
|                               | $t_{CLCBH}$  |                                  |           | -20           | 20            |      |         |
|                               | $t_{CLCBL}$  |                                  |           | -20           | 20            |      |         |
| ECLK → ALE time               | $t_{CHLH}$   | ALE, ECLK                        | —         | -10           | 10            | ns   |         |
|                               | $t_{CHLL}$   |                                  |           | -10           | 10            |      |         |
|                               | $t_{CLLH}$   |                                  |           | -10           | 10            |      |         |
|                               | $t_{CLLL}$   |                                  |           | -10           | 10            |      |         |
| ECLK → address valid time     | $t_{CHAV}$   | A[23:16],<br>ECLK                | —         | -15           | 15            | ns   |         |
|                               | $t_{CLAV}$   |                                  |           | -15           | 15            |      |         |
|                               | $t_{CLADV}$  | AD[15:0],<br>ECLK                | —         | -15           | 15            | ns   |         |
|                               | $t_{CHADV}$  |                                  |           | -15           | 15            |      |         |
| ECLK → RDX /WRX time          | $t_{CHRWLH}$ | RDX, WRX,<br>WRLX, WRHX,<br>ECLK | —         | -10           | 10            | ns   |         |
|                               | $t_{CHRWL}$  |                                  |           | -10           | 10            |      |         |
|                               | $t_{CLRWH}$  |                                  |           | -10           | 10            |      |         |
|                               | $t_{CLRWL}$  |                                  |           | -10           | 10            |      |         |

# MB96350 Series

( $T_A = -40\text{ }^{\circ}\text{C}$  to  $+125\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 3.0$  to  $4.5\text{V}$ ,  $V_{SS} = 0.0\text{V}$ ,  $I_{Odrive} = 5\text{mA}$ ,  $C_L = 50\text{pF}$ )

| Parameter                     | Symbol       | Pin                              | Condition | Value         |               | Unit | Remarks |
|-------------------------------|--------------|----------------------------------|-----------|---------------|---------------|------|---------|
|                               |              |                                  |           | Min           | Max           |      |         |
| ECLK                          | $t_{CYC}$    | ECLK                             | —         | 30            | —             | ns   |         |
|                               | $t_{CHCL}$   |                                  |           | $t_{CYC}/2-8$ | $t_{CYC}/2+8$ |      |         |
|                               | $t_{CLCH}$   |                                  |           | $t_{CYC}/2-8$ | $t_{CYC}/2+8$ |      |         |
| ECLK →<br>UBX/ LBX / CSn time | $t_{CHCBH}$  | CSn, UBX,<br>LBX, ECLK           | —         | -25           | 25            | ns   |         |
|                               | $t_{CHCBL}$  |                                  |           | -25           | 25            |      |         |
|                               | $t_{CLCBH}$  |                                  |           | -25           | 25            |      |         |
|                               | $t_{CLCBL}$  |                                  |           | -25           | 25            |      |         |
| ECLK → ALE time               | $t_{CHLH}$   | ALE, ECLK                        | —         | -15           | 15            | ns   |         |
|                               | $t_{CHLL}$   |                                  |           | -15           | 15            |      |         |
|                               | $t_{CLLH}$   |                                  |           | -15           | 15            |      |         |
|                               | $t_{CLLL}$   |                                  |           | -15           | 15            |      |         |
| ECLK → address valid time     | $t_{CHAV}$   | A[23:16],<br>ECLK                | —         | -20           | 20            | ns   |         |
|                               | $t_{CLAV}$   |                                  |           | -20           | 20            |      |         |
|                               | $t_{CLADV}$  | AD[15:0],<br>ECLK                | —         | -20           | 20            | ns   |         |
|                               | $t_{CHADV}$  |                                  |           | -20           | 20            |      |         |
| ECLK → RDX /WRX time          | $t_{CHRWLH}$ | RDX, WRX,<br>WRLX, WRHX,<br>ECLK | —         | -15           | 15            | ns   |         |
|                               | $t_{CHRWL}$  |                                  |           | -15           | 15            |      |         |
|                               | $t_{CLRWH}$  |                                  |           | -15           | 15            |      |         |
|                               | $t_{CLRWL}$  |                                  |           | -15           | 15            |      |         |



# MB96350 Series

## Bus Timing (Read)

( $T_A = -40\text{ }^{\circ}\text{C}$  to  $+125\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = 0.0\text{ V}$ ,  $I_{Odrive} = 5\text{mA}$ ,  $C_L = 50\text{pF}$ )

| Parameter                           | Sym-<br>bol         | Pin                | Conditions                | Value                     |                            | Unit | Remarks             |
|-------------------------------------|---------------------|--------------------|---------------------------|---------------------------|----------------------------|------|---------------------|
|                                     |                     |                    |                           | Min                       | Max                        |      |                     |
| ALE pulse width                     | t <sub>LHLL</sub>   | ALE                | EACL:STS=0 and EACL:ACE=0 | t <sub>CYC</sub> /2 – 5   | —                          | ns   |                     |
|                                     |                     |                    | EACL:STS=1                | t <sub>CYC</sub> – 5      | —                          |      |                     |
|                                     |                     |                    | EACL:STS=0 and EACL:ACE=1 | 3t <sub>CYC</sub> /2 – 5  | —                          |      |                     |
| Valid address<br>⇒ ALE ↓ time       | t <sub>AVLL</sub>   | ALE, A[23:16],     | EACL:STS=0 and EACL:ACE=0 | t <sub>CYC</sub> – 15     | —                          | ns   |                     |
|                                     |                     |                    | EACL:STS=1 and EACL:ACE=0 | 3t <sub>CYC</sub> /2 – 15 | —                          |      |                     |
|                                     |                     |                    | EACL:STS=0 and EACL:ACE=1 | 2t <sub>CYC</sub> – 15    | —                          |      |                     |
|                                     |                     |                    | EACL:STS=1 and EACL:ACE=1 | 5t <sub>CYC</sub> /2 – 15 | —                          |      |                     |
|                                     | t <sub>ADVLL</sub>  | ALE,AD[15:0]       | EACL:STS=0 and EACL:ACE=0 | t <sub>CYC</sub> /2 – 15  | —                          | ns   |                     |
|                                     |                     |                    | EACL:STS=1 and EACL:ACE=0 | t <sub>CYC</sub> – 15     | —                          |      |                     |
|                                     |                     |                    | EACL:STS=0 and EACL:ACE=1 | 3t <sub>CYC</sub> /2 – 15 | —                          |      |                     |
|                                     |                     |                    | EACL:STS=1 and EACL:ACE=1 | 2t <sub>CYC</sub> – 15    | —                          |      |                     |
| ALE ↓<br>⇒ Address valid time       | t <sub>LLAX</sub>   | ALE, AD[15:0]      | EACL:STS=0                | t <sub>CYC</sub> /2 – 15  | —                          | ns   |                     |
|                                     |                     |                    | EACL:STS=1                | -15                       | —                          |      |                     |
| Valid address<br>⇒ RDX ↓ time       | t <sub>AVRL</sub>   | RDX, A[23:16]      | EACL:ACE=0                | 3t <sub>CYC</sub> /2 – 15 | —                          | ns   |                     |
|                                     |                     |                    | EACL:ACE=1                | 5t <sub>CYC</sub> /2 – 15 | —                          |      |                     |
|                                     | t <sub>ADVRL</sub>  | RDX, AD[15:0]      | EACL:ACE=0                | t <sub>CYC</sub> – 15     | —                          | ns   |                     |
|                                     |                     |                    | EACL:ACE=1                | 2t <sub>CYC</sub> – 15    | —                          |      |                     |
| Valid address<br>⇒ Valid data input | t <sub>AVDV</sub>   | A[23:16], AD[15:0] | EACL:ACE=0                | —                         | 3t <sub>CYC</sub> – 55     | ns   | w/o cycle extension |
|                                     |                     |                    | EACL:ACE=1                | —                         | 4t <sub>CYC</sub> – 55     |      |                     |
|                                     | t <sub>ADV DV</sub> | AD[15:0]           | EACL:ACE=0                | —                         | 5t <sub>CYC</sub> /2 – 55  | ns   | w/o cycle extension |
|                                     |                     |                    | EACL:ACE=1                | —                         | 7t <sub>CYC</sub> /2 – 55  |      |                     |
| RDX pulse width                     | t <sub>RLRH</sub>   | RDX                | —                         | 3 t <sub>CYC</sub> /2 – 5 | —                          | ns   | w/o cycle extension |
| RDX ↓ ⇒ Valid data input            | t <sub>RLDV</sub>   | RDX, AD[15:0]      | —                         | —                         | 3 t <sub>CYC</sub> /2 – 50 | ns   | w/o cycle extension |
| RDX ↑ ⇒ Data hold time              | t <sub>RHDX</sub>   | RDX, AD[15:0]      | —                         | 0                         | —                          | ns   |                     |

# MB96350 Series

( $T_A = -40\text{ }^{\circ}\text{C}$  to  $+125\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = 0.0\text{ V}$ ,  $I_{Odrive} = 5\text{ mA}$ ,  $C_L = 50\text{ pF}$ )

| Parameter                                          | Symbol      | Pin                | Conditions                      | Value             |                | Unit | Remarks |
|----------------------------------------------------|-------------|--------------------|---------------------------------|-------------------|----------------|------|---------|
|                                                    |             |                    |                                 | Min               | Max            |      |         |
| Address valid $\Rightarrow$ Data hold time         | $t_{AXDX}$  | A[23:16], AD[15:0] | —                               | 0                 | —              | ns   |         |
| RDX $\uparrow \Rightarrow$ ALE $\uparrow$ time     | $t_{RHLH}$  | RDX, ALE           | EACL:STS=1 and EACL:ACE=1       | $3t_{CYC}/2 - 10$ | —              | ns   |         |
|                                                    |             |                    | other ECL:STS, EACL:ACE setting | $t_{CYC}/2 - 10$  | —              |      |         |
| Valid address $\Rightarrow$ ECLK $\uparrow$ time   | $t_{AVCH}$  | A[23:16], ECLK     | —                               | $t_{CYC} - 15$    | —              | ns   |         |
|                                                    | $t_{ADVCH}$ | AD[15:0], ECLK     |                                 | $t_{CYC}/2 - 15$  | —              |      |         |
| RDX $\downarrow \Rightarrow$ ECLK $\uparrow$ time  | $t_{RLCH}$  | RDX, ECLK          | —                               | $t_{CYC}/2 - 10$  | —              | ns   |         |
| ALE $\downarrow \Rightarrow$ RDX $\downarrow$ time | $t_{LLRL}$  | ALE, RDX           | EACL:STS=0                      | $t_{CYC}/2 - 10$  | —              | ns   |         |
|                                                    |             |                    | EACL:STS=1                      | -10               | —              |      |         |
| ECLK $\uparrow \Rightarrow$ Valid data input       | $t_{CHDV}$  | AD[15:0], ECLK     | —                               | —                 | $t_{CYC} - 50$ | ns   |         |


( $T_A = -40\text{ }^{\circ}\text{C}$  to  $+125\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 3.0$  to  $4.5\text{ V}$ ,  $V_{SS} = 0.0\text{ V}$ ,  $I_{Odrive} = 5\text{ mA}$ ,  $C_L = 50\text{ pF}$ )

| Parameter                     | Sym-<br>bol | Pin            | Conditions                | Value             |     | Unit | Remarks |
|-------------------------------|-------------|----------------|---------------------------|-------------------|-----|------|---------|
|                               |             |                |                           | Min               | Max |      |         |
| ALE pulse width               | $t_{LHLL}$  | ALE            | EACL:STS=0 and EACL:ACE=0 | $t_{CYC}/2 - 8$   | —   | ns   |         |
|                               |             |                | EACL:STS=1                | $t_{CYC} - 8$     | —   |      |         |
|                               |             |                | EACL:STS=0 and EACL:ACE=1 | $3t_{CYC}/2 - 8$  | —   |      |         |
| Valid address<br>⇒ ALE ↓ time | $t_{AVLL}$  | ALE, A[23:16], | EACL:STS=0 and EACL:ACE=0 | $t_{CYC} - 20$    | —   | ns   |         |
|                               |             |                | EACL:STS=1 and EACL:ACE=0 | $3t_{CYC}/2 - 20$ | —   |      |         |
|                               |             |                | EACL:STS=0 and EACL:ACE=1 | $2t_{CYC} - 20$   | —   |      |         |
|                               |             |                | EACL:STS=1 and EACL:ACE=1 | $5t_{CYC}/2 - 20$ | —   |      |         |
|                               | $t_{ADVLL}$ | ALE, AD[15:0]  | EACL:STS=0 and EACL:ACE=0 | $t_{CYC}/2 - 20$  | —   | ns   |         |
|                               |             |                | EACL:STS=1 and EACL:ACE=0 | $t_{CYC} - 20$    | —   |      |         |
|                               |             |                | EACL:STS=0 and EACL:ACE=1 | $3t_{CYC}/2 - 20$ | —   |      |         |
|                               |             |                | EACL:STS=1 and EACL:ACE=1 | $2t_{CYC} - 20$   | —   |      |         |
| ALE ↓<br>⇒ Address valid time | $t_{LLAX}$  | ALE, AD[15:0]  | EACL:STS=0                | $t_{CYC}/2 - 20$  | —   | ns   |         |
|                               |             |                | EACL:STS=1                | -20               | —   |      |         |

# MB96350 Series

( $T_A = -40\text{ }^{\circ}\text{C}$  to  $+125\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 3.0$  to  $4.5\text{V}$ ,  $V_{SS} = 0.0\text{V}$ ,  $I_{Odrive} = 5\text{mA}$ ,  $C_L = 50\text{pF}$ )

| Parameter                           | Symbol       | Pin                   | Conditions                         | Value             |                   | Unit | Remarks             |
|-------------------------------------|--------------|-----------------------|------------------------------------|-------------------|-------------------|------|---------------------|
|                                     |              |                       |                                    | Min               | Max               |      |                     |
| Valid address<br>⇒ RDX ↓ time       | $t_{AVRL}$   | RDX, A[23:16]         | EACL:ACE=0                         | $3t_{CYC}/2 - 20$ | —                 | ns   |                     |
|                                     |              |                       | EACL:ACE=1                         | $5t_{CYC}/2 - 20$ | —                 |      |                     |
|                                     | $t_{ADVRL}$  | RDX, AD[15:0]         | EACL:ACE=0                         | $t_{CYC} - 20$    | —                 | ns   |                     |
|                                     |              |                       | EACL:ACE=1                         | $2t_{CYC} - 20$   | —                 |      |                     |
| Valid address<br>⇒ Valid data input | $t_{AVDV}$   | A[23:16],<br>AD[15:0] | EACL:ACE=0                         | —                 | $3t_{CYC} - 60$   | ns   | w/o cycle extension |
|                                     |              |                       | EACL:ACE=1                         | —                 | $4t_{CYC} - 60$   |      |                     |
|                                     | $t_{ADV DV}$ | AD[15:0]              | EACL:ACE=0                         | —                 | $5t_{CYC}/2 - 60$ | ns   | w/o cycle extension |
|                                     |              |                       | EACL:ACE=1                         | —                 | $7t_{CYC}/2 - 60$ |      |                     |
| RDX pulse width                     | $t_{RLRH}$   | RDX                   | —                                  | $3t_{CYC}/2 - 8$  | —                 | ns   | w/o cycle extension |
| RDX ↓ ⇒ Valid data input            | $t_{RLDV}$   | RDX, AD[15:0]         | —                                  | —                 | $3t_{CYC}/2 - 55$ | ns   | w/o cycle extension |
| RDX ↑ ⇒ Data hold time              | $t_{RHDX}$   | RDX, AD[15:0]         | —                                  | 0                 | —                 | ns   |                     |
| Address valid ⇒ Data hold time      | $t_{AXDX}$   | A[23:16]              | —                                  | 0                 | —                 | ns   |                     |
| RDX ↑ ⇒ ALE ↑ time                  | $t_{RHLH}$   | RDX, ALE              | EACL:STS=1 and<br>EACL:ACE=1       | $3t_{CYC}/2 - 15$ | —                 | ns   |                     |
|                                     |              |                       | other ECL:STS,<br>EACL:ACE setting | $t_{CYC}/2 - 15$  | —                 |      |                     |
| Valid address<br>⇒ ECLK ↑ time      | $t_{AVCH}$   | A[23:16], ECLK        | —                                  | $t_{CYC} - 20$    | —                 | ns   |                     |
|                                     | $t_{ADVCH}$  | AD[15:0], ECLK        |                                    | $t_{CYC}/2 - 20$  | —                 |      |                     |
| RDX ↓ ⇒ ECLK ↑ time                 | $t_{RLCH}$   | RDX, ECLK             | —                                  | $t_{CYC}/2 - 15$  | —                 | ns   |                     |
| ALE ↓ ⇒ RDX ↓ time                  | $t_{LLRL}$   | ALE, RDX              | EACL:STS=0                         | $t_{CYC}/2 - 15$  | —                 | ns   |                     |
|                                     |              |                       | EACL:STS=1                         | - 15              | —                 |      |                     |
| ECLK↑ ⇒ Valid data input            | $t_{CHDV}$   | AD[15:0], ECLK        | —                                  | —                 | $t_{CYC} - 55$    | ns   |                     |



### Bus Timing (Write)

( $T_A = -40\text{ }^{\circ}\text{C}$  to  $+125\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = 0.0\text{ V}$ ,  $I_{Odrive} = 5\text{mA}$ ,  $C_L = 50\text{pF}$ )

| Parameter                         | Symbol             | Pin                             | Condition  | Value                     |     | Unit | Remarks             |
|-----------------------------------|--------------------|---------------------------------|------------|---------------------------|-----|------|---------------------|
|                                   |                    |                                 |            | Min                       | Max |      |                     |
| Valid address<br>⇒ WRX ↓ time     | t <sub>AVWL</sub>  | WRX, WRLX,<br>WRHX,<br>A[23:16] | EACL:ACE=0 | 3t <sub>cyc</sub> /2 – 15 | —   | ns   |                     |
|                                   |                    |                                 | EACL:ACE=1 | 5t <sub>cyc</sub> /2 – 15 | —   |      |                     |
|                                   | t <sub>ADVWL</sub> | WRX, WRLX,<br>WRHX,<br>AD[15:0] | EACL:ACE=0 | t <sub>cyc</sub> – 15     | —   | ns   |                     |
|                                   |                    |                                 | EACL:ACE=1 | 2t <sub>cyc</sub> – 15    | —   |      |                     |
| WRX pulse width                   | t <sub>WLWH</sub>  | WRX, WRLX,<br>WRHX              | —          | t <sub>cyc</sub> – 5      | —   | ns   | w/o cycle extension |
| Valid data output<br>⇒ WRX ↑ time | t <sub>DVWH</sub>  | WRX, WRLX,<br>WRHX,<br>AD[15:0] | —          | t <sub>cyc</sub> – 20     | —   | ns   | w/o cycle extension |

# MB96350 Series

( $T_A = -40\text{ }^{\circ}\text{C}$  to  $+125\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = 0.0\text{ V}$ ,  $I_{Odrive} = 5\text{ mA}$ ,  $C_L = 50\text{ pF}$ )

| Parameter                                            | Symbol      | Pin                             | Condition                                | Value            |                   | Unit | Remarks |
|------------------------------------------------------|-------------|---------------------------------|------------------------------------------|------------------|-------------------|------|---------|
|                                                      |             |                                 |                                          | Min              | Max               |      |         |
| WRX $\uparrow$<br>$\Rightarrow$ Data hold time       | $t_{WHDX}$  | WRX, WRLX,<br>WRHX,<br>AD[15:0] | —                                        | $t_{CYC}/2 - 15$ | —                 | ns   |         |
| WRX $\uparrow$<br>$\Rightarrow$ Address valid time   | $t_{WHAX}$  | WRX, WRLX,<br>WRHX,<br>A[23:16] | —                                        | $t_{CYC}/2 - 15$ | —                 | ns   |         |
| WRX $\uparrow \Rightarrow$ ALE $\uparrow$ time       | $t_{WHLH}$  | WRX, WRLX,<br>WRHX, ALE         | EBM:ACE=1 and<br>EACL:STS=1              | $2t_{CYC} - 10$  | —                 | ns   |         |
|                                                      |             |                                 | other EBM:ACE<br>and<br>EACL:STS setting | $t_{CYC} - 10$   | —                 |      |         |
| WRX $\downarrow \Rightarrow$ ECLK $\uparrow$<br>time | $t_{WLCH}$  | WRX, WRLX,<br>WRHX, ECLK        | —                                        | $t_{CYC}/2 - 10$ | —                 | ns   |         |
| CSn $\Rightarrow$ WRX time                           | $t_{CSLWL}$ | WRX, WRLX,<br>WRHX, CSn         | EACL:ACE=0                               | —                | $3t_{CYC}/2 - 15$ | ns   |         |
|                                                      |             |                                 | EACL:ACE=1                               | —                | $5t_{CYC}/2 - 15$ |      |         |
| WRX $\Rightarrow$ CSn time                           | $t_{WHCSH}$ | WRX, WRLX,<br>WRHX, CSn         | —                                        | $t_{CYC}/2 - 15$ | —                 | ns   |         |


( $T_A = -40\text{ }^{\circ}\text{C}$  to  $+125\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 3.0$  to  $4.5\text{ V}$ ,  $V_{SS} = 0.0\text{ V}$ ,  $I_{Odrive} = 5\text{ mA}$ ,  $C_L = 50\text{ pF}$ )

| Parameter                                              | Symbol      | Pin                             | Condition  | Value             |     | Unit | Remarks             |
|--------------------------------------------------------|-------------|---------------------------------|------------|-------------------|-----|------|---------------------|
|                                                        |             |                                 |            | Min               | Max |      |                     |
| Valid address<br>$\Rightarrow$ WRX $\downarrow$ time   | $t_{AVWL}$  | WRX, WRLX,<br>WRHX,<br>A[23:16] | EACL:ACE=0 | $3t_{CYC}/2 - 20$ | —   | ns   |                     |
|                                                        |             |                                 | EACL:ACE=1 | $5t_{CYC}/2 - 20$ | —   |      |                     |
|                                                        | $t_{ADVWL}$ | WRX, WRLX,<br>WRHX,<br>AD[15:0] | EACL:ACE=0 | $t_{CYC} - 20$    | —   | ns   |                     |
|                                                        |             |                                 | EACL:ACE=1 | $2t_{CYC} - 20$   | —   |      |                     |
| WRX pulse width                                        | $t_{WLWH}$  | WRX, WRXL,<br>WRHX              | —          | $t_{CYC} - 8$     | —   | ns   | w/o cycle extension |
| Valid data output<br>$\Rightarrow$ WRX $\uparrow$ time | $t_{DVWH}$  | WRX, WRLX,<br>WRHX,<br>AD[15:0] | —          | $t_{CYC} - 25$    | —   | ns   | w/o cycle extension |
| WRX $\uparrow$<br>$\Rightarrow$ Data hold time         | $t_{WHDX}$  | WRX, WRLX,<br>WRHX,<br>AD[15:0] | —          | $t_{CYC}/2 - 20$  | —   | ns   |                     |
| WRX $\uparrow$<br>$\Rightarrow$ Address valid time     | $t_{WHAX}$  | WRX, WRLX,<br>WRHX,<br>A[23:16] | —          | $t_{CYC}/2 - 20$  | —   | ns   |                     |

# MB96350 Series

( $T_A = -40\text{ }^{\circ}\text{C}$  to  $+125\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 3.0$  to  $4.5\text{V}$ ,  $V_{SS} = 0.0\text{V}$ ,  $I_{Odrive} = 5\text{mA}$ ,  $C_L = 50\text{pF}$ )

| Parameter                                         | Symbol      | Pin                   | Condition                          | Value            |                   | Unit | Remarks |
|---------------------------------------------------|-------------|-----------------------|------------------------------------|------------------|-------------------|------|---------|
|                                                   |             |                       |                                    | Min              | Max               |      |         |
| WRX $\uparrow \Rightarrow$ ALE $\uparrow$ time    | $t_{WHLH}$  | WRX, WRLX, WRHX, ALE  | EBM:ACE=1 and EACL:STS=1           | $2t_{CYC} - 15$  | —                 | ns   |         |
|                                                   |             |                       | other EBM:ACE and EACL:STS setting | $t_{CYC} - 15$   | —                 |      |         |
| WRX $\downarrow \Rightarrow$ ECLK $\uparrow$ time | $t_{WLCH}$  | WRX, WRLX, WRHX, ECLK | —                                  | $t_{CYC}/2 - 15$ | —                 | ns   |         |
| CSn $\Rightarrow$ WRX time                        | $t_{CSLWL}$ | WRX, WRLX, WRHX, CSn  | EACL:ACE=0                         | —                | $3t_{CYC}/2 - 20$ | ns   |         |
|                                                   |             |                       | EACL:ACE=1                         | —                | $5t_{CYC}/2 - 20$ |      |         |
| WRX $\Rightarrow$ CSn time                        | $t_{WHCSH}$ | WRX, WRLX, WRHX, CSn  | —                                  | $t_{CYC}/2 - 20$ | —                 | ns   |         |



# MB96350 Series

## Ready Input Timing


( $T_A = -40\text{ }^{\circ}\text{C}$  to  $+125\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = 0.0\text{ V}$ ,  $I_{Odrive} = 5\text{ mA}$ ,  $C_L = 50\text{ pF}$ )

| Parameter      | Symbol     | Pin | Test Condition | Rated Value |     | Units | Remarks |
|----------------|------------|-----|----------------|-------------|-----|-------|---------|
|                |            |     |                | Min         | Max |       |         |
| RDY setup time | $t_{RYHS}$ | RDY | —              | 35          | —   | ns    |         |
| RDY hold time  | $t_{RYHH}$ | RDY |                | 0           | —   | ns    |         |

( $T_A = -40\text{ }^{\circ}\text{C}$  to  $+125\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 3.0$  to  $4.5\text{ V}$ ,  $V_{SS} = 0.0\text{ V}$ ,  $I_{Odrive} = 5\text{ mA}$ ,  $C_L = 50\text{ pF}$ )

| Parameter      | Symbol     | Pin | Test Condition | Rated Value |     | Units | Remarks |
|----------------|------------|-----|----------------|-------------|-----|-------|---------|
|                |            |     |                | Min         | Max |       |         |
| RDY setup time | $t_{RYHS}$ | RDY | —              | 45          | —   | ns    |         |
| RDY hold time  | $t_{RYHH}$ | RDY |                | 0           | —   | ns    |         |

Note : If the RDY setup time is insufficient, use the auto-ready function.



## Hold Timing


( $T_A = -40\text{ }^{\circ}\text{C}$  to  $+125\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = 0.0\text{ V}$ ,  $I_{Odrive} = 5\text{ mA}$ ,  $C_L = 50\text{ pF}$ )

| Parameter                                         | Symbol     | Pin  | Condition | Value          |                | Units | Remarks |
|---------------------------------------------------|------------|------|-----------|----------------|----------------|-------|---------|
|                                                   |            |      |           | Min            | Max            |       |         |
| Pin floating $\Rightarrow$ HAKX $\downarrow$ time | $t_{XHAL}$ | HAKX | —         | $t_{CYC} - 20$ | $t_{CYC} + 20$ | ns    |         |
| HAKX $\uparrow$ time $\Rightarrow$ Pin valid time | $t_{HAHV}$ | HAKX |           | $t_{CYC} - 20$ | $t_{CYC} + 20$ | ns    |         |

( $T_A = -40\text{ }^{\circ}\text{C}$  to  $+125\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 3.0$  to  $4.5\text{ V}$ ,  $V_{SS} = 0.0\text{ V}$ ,  $I_{Odrive} = 5\text{ mA}$ ,  $C_L = 50\text{ pF}$ )

| Parameter                                         | Symbol     | Pin  | Condition | Value          |                | Units | Remarks |
|---------------------------------------------------|------------|------|-----------|----------------|----------------|-------|---------|
|                                                   |            |      |           | Min            | Max            |       |         |
| Pin floating $\Rightarrow$ HAKX $\downarrow$ time | $t_{XHAL}$ | HAKX | —         | $t_{CYC} - 25$ | $t_{CYC} + 25$ | ns    |         |
| HAKX $\uparrow$ time $\Rightarrow$ Pin valid time | $t_{HAHV}$ | HAKX |           | $t_{CYC} - 25$ | $t_{CYC} + 25$ | ns    |         |

# MB96350 Series



# MB96350 Series

## USART timing

WARNING: The values given below are for an I/O driving strength  $I_{Odrive} = 5mA$ . If  $I_{Odrive}$  is 2mA, all the maximum output timing described in the different tables must then be increased by 10ns.

( $T_A = -40^{\circ}C$  to  $125^{\circ}C$ ,  $V_{CC} = 3.0V$  to  $5.5V$ ,  $V_{SS} = AV_{SS} = 0V$ ,  $I_{Odrive} = 5mA$ ,  $C_L = 50pF$ )

| Parameter                    | Symbol      | Pin        | Condition                 | $V_{CC} = AV_{CC} = 4.5V$<br>to 5.5V |                    | $V_{CC} = AV_{CC} = 3.0V$<br>to 4.5V |                    | Unit |
|------------------------------|-------------|------------|---------------------------|--------------------------------------|--------------------|--------------------------------------|--------------------|------|
|                              |             |            |                           | Min                                  | Max                | Min                                  | Max                |      |
| Serial clock cycle time      | $t_{SCYCI}$ | SCKn       | Internal Shift Clock Mode | $4 t_{CLKP1}$                        | —                  | $4 t_{CLKP1}$                        | —                  | ns   |
| SCK ↓ → SOT delay time       | $t_{SLOVI}$ | SCKn, SOTn |                           | -20                                  | +20                | -30                                  | +30                | ns   |
| SOT → SCK ↑ delay time       | $t_{OVSHI}$ | SCKn, SOTn |                           | $N * t_{CLKP1} - 20^{*1}$            | —                  | $N * t_{CLKP1} - 30^{*1}$            | —                  | ns   |
| Valid SIN → SCK ↑            | $t_{IVSHI}$ | SCKn, SINn |                           | $t_{CLKP1} + 45$                     | —                  | $t_{CLKP1} + 55$                     | —                  | ns   |
| SCK ↑ → Valid SIN hold time  | $t_{SHIXI}$ | SCKn, SINn |                           | 0                                    | —                  | 0                                    | —                  | ns   |
| Serial clock "L" pulse width | $t_{LSHE}$  | SCKn       | External Shift Clock Mode | $t_{CLKP1} + 10$                     | —                  | $t_{CLKP1} + 10$                     | —                  | ns   |
| Serial clock "H" pulse width | $t_{HSLE}$  | SCKn       |                           | $t_{CLKP1} + 10$                     | —                  | $t_{CLKP1} + 10$                     | —                  | ns   |
| SCK ↓ → SOT delay time       | $t_{SLOVE}$ | SCKn, SOTn |                           | —                                    | $2 t_{CLKP1} + 45$ | —                                    | $2 t_{CLKP1} + 55$ | ns   |
| Valid SIN → SCK ↑            | $t_{IVSHE}$ | SCKn, SINn |                           | $t_{CLKP1}/2 + 10$                   | —                  | $t_{CLKP1}/2 + 10$                   | —                  | ns   |
| SCK ↑ → Valid SIN hold time  | $t_{SHIXE}$ | SCKn, SINn |                           | $t_{CLKP1} + 10$                     | —                  | $t_{CLKP1} + 10$                     | —                  | ns   |
| SCK fall time                | $t_{FE}$    | SCKn       |                           | —                                    | 20                 | —                                    | 20                 | ns   |
| SCK rise time                | $t_{RE}$    | SCKn       |                           | —                                    | 20                 | —                                    | 20                 | ns   |



- Notes:
- AC characteristic in CLK synchronized mode.
  - $C_L$  is the load capacity value of pins when testing.
  - Depending on the used machine clock frequency, the maximum possible baud rate can be limited by some parameters. These parameters are shown in "MB96300 Super series HARDWARE MANUAL"
  - $t_{CLKP1}$  is the cycle time of the peripheral clock 1 (CLKP1), Unit : ns

\*1: Parameter N depends on  $t_{SCYCI}$  and can be calculated as follows:

- if  $t_{SCYCI} = 2 * k * t_{CLKP1}$ , then  $N = k$ , where  $k$  is an integer  $> 2$
- if  $t_{SCYCI} = (2 * k + 1) * t_{CLKP1}$ , then  $N = k + 1$ , where  $k$  is an integer  $> 1$

Examples:

| $t_{SCYCI}$                    | N   |
|--------------------------------|-----|
| $4 * t_{CLKP1}$                | 2   |
| $5 * t_{CLKP1}, 6 * t_{CLKP1}$ | 3   |
| $7 * t_{CLKP1}, 8 * t_{CLKP1}$ | 4   |
| ...                            | ... |



# MB96350 Series

## I<sup>2</sup>C Timing

(T<sub>A</sub> = -40°C to 125°C, V<sub>CC</sub> = AV<sub>CC</sub> = 3.0V to 5.5V, V<sub>SS</sub> = AV<sub>SS</sub> = 0V)


| Parameter                                               | Symbol             | Condition                  | Standard-mode |        | Fast-mode*4 |       | Unit |
|---------------------------------------------------------|--------------------|----------------------------|---------------|--------|-------------|-------|------|
|                                                         |                    |                            | Min           | Max    | Min         | Max   |      |
| SCL clock frequency                                     | f <sub>SCL</sub>   | R = 1.7 kΩ,<br>C = 50 pF*1 | 0             | 100    | 0           | 400   | kHz  |
| Hold time (repeated) START condition<br>SDA↓→SCL↓       | t <sub>HDSTA</sub> |                            | 4.0           | —      | 0.6         | —     | μs   |
| "L" width of the SCL clock                              | t <sub>LOW</sub>   |                            | 4.7           | —      | 1.3         | —     | μs   |
| "H" width of the SCL clock                              | t <sub>HIGH</sub>  |                            | 4.0           | —      | 0.6         | —     | μs   |
| Set-up time for a repeated START condition<br>SCL↑→SDA↓ | t <sub>SUSTA</sub> |                            | 4.7           | —      | 0.6         | —     | μs   |
| Data hold time<br>SCL↓→SDA↓↑                            | t <sub>HDDAT</sub> |                            | 0             | 3.45*2 | 0           | 0.9*3 | μs   |
| Data set-up time<br>SDA↓↑→SCL↑                          | t <sub>SUDAT</sub> |                            | 250           | —      | 100         | —     | ns   |
| Set-up time for STOP condition<br>SCL↑→SDA↑             | t <sub>SUSTO</sub> |                            | 4.0           | —      | 0.6         | —     | μs   |
| Bus free time between a STOP and START condition        | t <sub>BUS</sub>   |                            | 4.7           | —      | 1.3         | —     | μs   |

\*1 : R,C : Pull-up resistor and load capacitor of the SCL and SDA lines.

\*2 : The maximum t<sub>HDDAT</sub> have only to be met if the device does not stretch the "L" width (t<sub>LOW</sub>) of the SCL signal.

\*3 : A Fast-mode I<sup>2</sup>C-bus device can be used in a Standard-mode I<sup>2</sup>C-bus system, but the requirement t<sub>SUDAT</sub> ≥ 250 ns must then be met.

\*4 : For use at over 100 kHz, set the peripheral clock 1 to at least 6 MHz.



## 5. Analog Digital Converter

( $T_A = -40\text{ }^{\circ}\text{C}$  to  $+125\text{ }^{\circ}\text{C}$ ,  $3.0\text{ V} \leq \text{AVRH} - \text{AVRL}$ ,  $V_{CC} = \text{AV}_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = \text{AV}_{SS} = 0\text{V}$ )

| Parameter                       | Symbol    | Pin              | Value                  |                     |                        | Unit          | Remarks                                                                                                    |
|---------------------------------|-----------|------------------|------------------------|---------------------|------------------------|---------------|------------------------------------------------------------------------------------------------------------|
|                                 |           |                  | Min                    | Typ                 | Max                    |               |                                                                                                            |
| Resolution                      | -         | -                | -                      | -                   | 10                     | bit           |                                                                                                            |
| Total error                     | -         | -                | -3                     | -                   | +3                     | LSB           |                                                                                                            |
| Nonlinearity error              | -         | -                | -2.5                   | -                   | +2.5                   | LSB           |                                                                                                            |
| Differential nonlinearity error | -         | -                | -1.9                   | -                   | +1.9                   | LSB           |                                                                                                            |
| Zero reading voltage            | $V_{OT}$  | ANn              | $\text{AVRL} - 1.5$    | $\text{AVRL} + 0.5$ | $\text{AVRL} + 2.5$    | LSB           |                                                                                                            |
| Full scale reading voltage      | $V_{FST}$ | ANn              | $\text{AVRH} - 3.5$    | $\text{AVRH} - 1.5$ | $\text{AVRH} + 0.5$    | LSB           |                                                                                                            |
| Compare time                    | -         | -                | 1.0                    | -                   | 16,500                 | $\mu\text{s}$ | $4.5\text{V} \leq \text{AV}_{CC} \leq 5.5\text{V}$                                                         |
|                                 |           |                  | 2.0                    | -                   | -                      | $\mu\text{s}$ | $3.0\text{V} \leq \text{AV}_{CC} < 4.5\text{V}$                                                            |
| Sampling time                   | -         | -                | 0.5                    | -                   | -                      | $\mu\text{s}$ | $4.5\text{V} \leq \text{AV}_{CC} \leq 5.5\text{V}$                                                         |
|                                 |           |                  | 1.2                    | -                   | -                      | $\mu\text{s}$ | $3.0\text{V} \leq \text{AV}_{CC} < 4.5\text{V}$                                                            |
| Analog port input current       | $I_{AIN}$ | ANn              | -3                     | -                   | +3                     | $\mu\text{A}$ | $\text{AV}_{SS}, \text{AVRL} < V_i < \text{AV}_{CC}, \text{AVRH}$                                          |
| Analog port input current       | $I_{AIN}$ | ANn              | -1                     | -                   | +1                     | $\mu\text{A}$ | $T_A = 25\text{ }^{\circ}\text{C}$ ,<br>$\text{AV}_{SS}, \text{AVRL} < V_i < \text{AV}_{CC}, \text{AVRH}$  |
|                                 |           |                  | -3                     | -                   | +3                     | $\mu\text{A}$ | $T_A = 125\text{ }^{\circ}\text{C}$ ,<br>$\text{AV}_{SS}, \text{AVRL} < V_i < \text{AV}_{CC}, \text{AVRH}$ |
| Analog input voltage range      | $V_{AIN}$ | ANn              | AVRL                   | -                   | AVRH                   | V             |                                                                                                            |
| Reference voltage range         | AVRH      | AVRH             | $0.75 \text{ AV}_{CC}$ | -                   | $\text{AV}_{CC}$       | V             |                                                                                                            |
|                                 | AVRL      | AVRL             | $\text{AV}_{SS}$       | -                   | $0.25 \text{ AV}_{CC}$ | V             |                                                                                                            |
| Power supply current            | $I_A$     | $\text{AV}_{CC}$ | -                      | 2.5                 | 5                      | mA            | A/D Converter active                                                                                       |
|                                 | $I_{AH}$  | $\text{AV}_{CC}$ | -                      | -                   | 5                      | $\mu\text{A}$ | A/D Converter not operated                                                                                 |
| Reference voltage current       | $I_R$     | AVRH/AVRL        | -                      | 0.7                 | 1                      | mA            | A/D Converter active                                                                                       |
|                                 | $I_{RH}$  | AVRH/AVRL        | -                      | -                   | 5                      | $\mu\text{A}$ | A/D Converter not operated                                                                                 |
| Offset between input channels   | -         | ANn              | -                      | -                   | 4                      | LSB           |                                                                                                            |

Note: The accuracy gets worse as  $|\text{AVRH} - \text{AVRL}|$  becomes smaller.

## Definition of A/D Converter Terms

Resolution: Analog variation that is recognized by an A/D converter.


Total error: Difference between the actual value and the ideal value. The total error includes zero transition error, full-scale transition error and nonlinearity error.

Nonlinearity error: Deviation between a line across zero-transition line ("00 0000 0000" <--> "00 0000 0001") and full-scale transition line ("11 1111 1110" <--> "11 1111 1111") and actual conversion characteristics.

Differential nonlinearity error: Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.

Zero reading voltage: Input voltage which results in the minimum conversion value.

Full scale reading voltage: Input voltage which results in the maximum conversion value.



$$\text{Total error of digital output "N"} = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} \quad [\text{LSB}]$$

$$1 \text{ LSB} = (\text{Ideal value}) \frac{AVRH - AVRL}{1024} \quad [\text{V}]$$


N: A/D converter digital output value

$$V_{OT} (\text{Ideal value}) = AVRL + 0.5 \text{ LSB} \quad [\text{V}]$$


$$V_{FST} (\text{Ideal value}) = AVRH - 1.5 \text{ LSB} \quad [\text{V}]$$

$V_{NT}$ : A voltage at which digital output transitions from (N - 1) to N.

Nonlinearity error



Differential nonlinearity error



$$\text{Nonlinearity error of digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + V_{OT}\}}{1 \text{ LSB}} \text{ [LSB]}$$

$$\text{Differential nonlinearity error of digital output } N = \frac{V_{(N+1)T} - V_{NT}}{1 \text{ LSB}} - 1 \text{ LSB [LSB]}$$

$$1 \text{ LSB} = \frac{V_{FST} - V_{OT}}{1022} \text{ [V]}$$

N : A/D converter digital output value

V<sub>OT</sub> : Voltage at which digital output transits from "000<sub>H</sub>" to "001<sub>H</sub>."


V<sub>FST</sub> : Voltage at which digital output transits from "3FE<sub>H</sub>" to "3FF<sub>H</sub>."

## Notes on A/D Converter Section

- About the external impedance of the analog input and the sampling time of the A/D converter (with sample and hold circuit):

If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision.

- analog input circuit model:



## Reference value:

- C = 8.5 pF (Max)

# MB96350 Series

To satisfy the A/D conversion precision standard, the relationship between the external impedance and minimum sampling time must be considered and then either the resistor value and operating frequency must be adjusted or the external impedance must be decreased so that the sampling time ( $T_{\text{samp}}$ ) is longer than the minimum value. Usually, this value is set to  $7\tau$ , where  $\tau = RC$ . If the external input resistance ( $R_{\text{ext}}$ ) connected to the analog input is included, the sampling time is expressed as follows:

$$T_{\text{samp}} [\text{min}] = 7 \times (R_{\text{ext}} + 2.6\text{k}\Omega) \times C \text{ for } 4.5 \leq AV_{\text{cc}} \leq 5.5$$

$$T_{\text{samp}} [\text{min}] = 7 \times (R_{\text{ext}} + 12.1\text{k}\Omega) \times C \text{ for } 3.0 \leq AV_{\text{cc}} \leq 4.5$$

If the sampling time cannot be sufficient, connect a capacitor of about 0.1  $\mu\text{F}$  to the analog input pin.

- About the error

The accuracy gets worse as  $|AV_{\text{RH}} - AV_{\text{RL}}|$  becomes smaller.

## 6. Low Voltage Detector characteristics

(T<sub>A</sub> = -40 °C to +125 °C, V<sub>CC</sub> = AV<sub>CC</sub> = 3.0V - 5.5V, V<sub>SS</sub> = AV<sub>SS</sub> = 0V)

| Parameter          | Symbol               | Value *1 |      | Value *2 |      | Unit | Remarks                                     |
|--------------------|----------------------|----------|------|----------|------|------|---------------------------------------------|
|                    |                      | Min      | Max  | Min      | Max  |      |                                             |
| Stabilization time | T <sub>LVDSTAB</sub> | -        | 75   | -        | 110  | μs   | After power-up or change of detection level |
| Level 0            | V <sub>DL0</sub>     | 2.7      | 2.9  | 2.65     | 2.95 | V    | CILCR:LVL[3:0]="0000"                       |
| Level 1            | V <sub>DL1</sub>     | 2.9      | 3.1  | 2.85     | 3.2  | V    | CILCR:LVL[3:0]="0001"                       |
| Level 2            | V <sub>DL2</sub>     | 3.1      | 3.3  | 3.05     | 3.4  | V    | CILCR:LVL[3:0]="0010"                       |
| Level 3            | V <sub>DL3</sub>     | 3.5      | 3.75 | 3.45     | 3.85 | V    | CILCR:LVL[3:0]="0011"                       |
| Level 4            | V <sub>DL4</sub>     | 3.6      | 3.85 | 3.55     | 3.95 | V    | CILCR:LVL[3:0]="0100"                       |
| Level 5            | V <sub>DL5</sub>     | 3.7      | 3.95 | 3.65     | 4.1  | V    | CILCR:LVL[3:0]="0101"                       |
| Level 6            | V <sub>DL6</sub>     | 3.8      | 4.05 | 3.75     | 4.2  | V    | CILCR:LVL[3:0]="0110"                       |
| Level 7            | V <sub>DL7</sub>     | 3.9      | 4.15 | 3.85     | 4.3  | V    | CILCR:LVL[3:0]="0111"                       |
| Level 8            | V <sub>DL8</sub>     | 4.0      | 4.25 | 3.95     | 4.4  | V    | CILCR:LVL[3:0]="1000"                       |
| Level 9            | V <sub>DL9</sub>     | 4.1      | 4.35 | 4.05     | 4.5  | V    | CILCR:LVL[3:0]="1001"                       |
| Level 10           | V <sub>DL10</sub>    | not used |      | not used |      |      |                                             |
| Level 11           | V <sub>DL11</sub>    | not used |      | not used |      |      |                                             |
| Level 12           | V <sub>DL12</sub>    | not used |      | not used |      |      |                                             |
| Level 13           | V <sub>DL13</sub>    | not used |      | not used |      |      |                                             |
| Level 14           | V <sub>DL14</sub>    | not used |      | not used |      |      |                                             |
| Level 15           | V <sub>DL15</sub>    | not used |      | not used |      |      |                                             |

\*1: valid for all devices except devices listed under "\*2"

\*2: valid for: MB96F353/F355

CILCR:LVL[3:0] are the low voltage detector level select bits of the CILCR register.

Levels 10 to 15 are not used in this device.


For correct detection, the slope of the voltage level must satisfy  $\left| \frac{dV}{dt} \right| \leq 0.004 \frac{V}{\mu s}$ .

Faster variations are regarded as noise and may not be detected.

The functional operation of the MCU is guaranteed down to the minimum low voltage detection level of V<sub>CC</sub> = 2.7V. The electrical characteristics however are only valid in the specified range (usually down to 3.0V).

## Low Voltage Detector Operation

In the following figure, the occurrence of a low voltage condition is illustrated. For a detailed description of the reset and startup behavior, please refer to the corresponding hardware manual chapter.



## 7. FLASH memory program/erase characteristics

( $T_A = -40^{\circ}\text{C}$  to  $105^{\circ}\text{C}$ ,  $V_{CC} = AV_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = AV_{SS} = 0\text{V}$ )



| Parameter                            | Value  |       |       | Unit  | Remarks                                                                              |
|--------------------------------------|--------|-------|-------|-------|--------------------------------------------------------------------------------------|
|                                      | Min    | Typ   | Max   |       |                                                                                      |
| Sector erase time                    | -      | 0.9   | 3.6   | s     | Without erasure pre-programming time                                                 |
| Chip erase time                      | -      | n*0.9 | n*3.6 | s     | Without erasure pre-programming time (n is the number of Flash sector of the device) |
| Word (16-bit width) programming time | -      | 23    | 370   | us    | Without overhead time for submitting write command                                   |
| Program/Erase cycle                  | 10 000 | -     | -     | cycle |                                                                                      |
| Flash data retention time            | 20     | -     | -     | year  | *1                                                                                   |



\*1: This value was converted from the results of evaluating the reliability of the technology (using Arrhenius equation to convert high temperature measurements into normalized value at  $85^{\circ}\text{C}$ )

# MB96350 Series

## ■ EXAMPLE CHARACTERISTICS

The diagrams below show the characteristics of one measured sample with typical process parameters.





# MB96350 Series

## Used settings

| Mode       | Selected Source Clock | Clock/Regulator Settings                                                                                                                   |
|------------|-----------------------|--------------------------------------------------------------------------------------------------------------------------------------------|
| Run mode   | PLL                   | CLKS1 = CLKS2 = CLKB = CLKP1 = 56 MHz<br>CLKP2 = 28 MHz<br>Regulator in High Power Mode<br>Core Voltage = 1.9 V                            |
|            | Main osc.             | CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 4 MHz<br>Regulator in High Power Mode<br>Core Voltage = 1.8 V                                       |
|            | RC clock fast         | CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 2 MHz<br>Regulator in High Power Mode<br>Core Voltage = 1.8 V                                       |
|            | RC clock slow         | CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 100 kHz<br>Regulator in High Power Mode<br>Core Voltage = 1.8 V                                     |
|            | Sub osc.              | CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32 kHz<br>Regulator in Low Power Mode A<br>Core Voltage = 1.8 V                                     |
| Sleep mode | PLL                   | CLKS1 = CLKS2 = CLKP1 = 56 MHz<br>CLKP2 = 28 MHz<br>(CLKB is stopped in this mode)<br>Regulator in High Power Mode<br>Core Voltage = 1.9 V |
|            | Main osc.             | CLKS1 = CLKS2 = CLKP1 = CLKP2 = 4 MHz<br>(CLKB is stopped in this mode)<br>Regulator in High Power Mode<br>Core Voltage = 1.8 V            |
|            | RC clock fast         | CLKS1 = CLKS2 = CLKP1 = CLKP2 = 2 MHz<br>(CLKB is stopped in this mode)<br>Regulator in High Power Mode<br>Core Voltage = 1.8 V            |
|            | RC clock slow         | CLKS1 = CLKS2 = CLKP1 = CLKP2 = 100 kHz<br>(CLKB is stopped in this mode)<br>Regulator in High Power Mode<br>Core Voltage = 1.8 V          |
|            | Sub osc.              | CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32 kHz<br>(CLKB is stopped in this mode)<br>Regulator in Low Power Mode A<br>Core Voltage = 1.8 V          |


# MB96350 Series


## Used settings

| Mode       | Selected Source Clock | Clock/Regulator Settings                                                                                                         |
|------------|-----------------------|----------------------------------------------------------------------------------------------------------------------------------|
| Timer mode | PLL                   | CLKMC = 4 MHz, CLKPLL = 56 MHz<br>(System clocks are stopped in this mode)<br>Regulator in High Power Mode, Core Voltage = 1.9 V |
|            | Main osc.             | CLKMC = 4 MHz<br>(System clocks are stopped in this mode)<br>Regulator in High Power Mode, Core Voltage = 1.8 V                  |
|            | RC clock fast         | CLKRC = 2 MHz<br>(System clocks are stopped in this mode)<br>Regulator in High Power Mode, Core Voltage = 1.8 V                  |
|            | RC clock slow         | CLKRC = 100 kHz<br>(System clocks are stopped in this mode)<br>Regulator in High Power Mode, Core Voltage = 1.8 V                |
|            | Sub osc.              | CLKSC = 100 kHz<br>(System clocks are stopped in this mode)<br>Regulator in Low Power Mode A, Core Voltage = 1.8 V               |
| Stop mode  | stopped               | (All clocks are stopped in this mode)<br>Regulator in Low Power Mode B, Core Voltage = 1.8 V                                     |

# MB96350 Series


## ■ PACKAGE DIMENSION MB96(F)35x LQFP 64 - M23


|                                                                                                                                   |                                |                      |
|-----------------------------------------------------------------------------------------------------------------------------------|--------------------------------|----------------------|
| <p>64-pin plastic LQFP</p>  <p>(FPT-64P-M23)</p> | Lead pitch                     | 0.65 mm              |
|                                                                                                                                   | Package width × package length | 12.0 × 12.0 mm       |
|                                                                                                                                   | Lead shape                     | Gullwing             |
|                                                                                                                                   | Sealing method                 | Plastic mold         |
|                                                                                                                                   | Mounting height                | 1.70 mm MAX          |
|                                                                                                                                   | Code (Reference)               | P-LFQFP64-12×12-0.65 |
|                                                                                                                                   |                                |                      |



# MB96350 Series

## ■ PACKAGE DIMENSION MB96(F)35x LQFP 64 - M24

|                                                                                                                                   |                                |                      |
|-----------------------------------------------------------------------------------------------------------------------------------|--------------------------------|----------------------|
|  <p>64-pin plastic LQFP</p> <p>(FPT-64P-M24)</p> | Lead pitch                     | 0.50 mm              |
|                                                                                                                                   | Package width × package length | 10.0 × 10.0 mm       |
|                                                                                                                                   | Lead shape                     | Gullwing             |
|                                                                                                                                   | Sealing method                 | Plastic mold         |
|                                                                                                                                   | Mounting height                | 1.70 mm MAX          |
|                                                                                                                                   | Weight                         | 0.32 g               |
|                                                                                                                                   | Code (Reference)               | P-LFQFP64-10×10-0.50 |



# MB96350 Series

## ■ ORDERING INFORMATION

### MCU with CAN controller

| Part number                         | Flash/ROM            | Subclock | Persistent Low Voltage Reset | Package                            |
|-------------------------------------|----------------------|----------|------------------------------|------------------------------------|
| MB96F353RSA PMC-GSE2 <sup>*1</sup>  | Flash A (96KB)       | No       | No                           | 64 pins Plastic LQFP (FPT-64P-M23) |
| MB96F353RWA PMC-GSE2 <sup>*1</sup>  |                      | Yes      |                              |                                    |
| MB96F353RSA PMC1-GSE2 <sup>*1</sup> |                      | No       |                              | 64 pins Plastic LQFP (FPT-64P-M24) |
| MB96F353RWA PMC1-GSE2 <sup>*1</sup> |                      | Yes      |                              |                                    |
| MB96F355RSA PMC-GSE2 <sup>*1</sup>  | Flash A (160KB)      | No       |                              | 64 pins Plastic LQFP (FPT-64P-M23) |
| MB96F355RWA PMC-GSE2 <sup>*1</sup>  |                      | Yes      |                              |                                    |
| MB96F355RSA PMC1-GSE2 <sup>*1</sup> |                      | No       |                              | 64 pins Plastic LQFP (FPT-64P-M24) |
| MB96F355RWA PMC1-GSE2 <sup>*1</sup> |                      | Yes      |                              |                                    |
| MB96F356YSB PMC-GSE2                | Flash A (288KB)      | No       | Yes                          | 64 pins Plastic LQFP (FPT-64P-M23) |
| MB96F356RSB PMC-GSE2                |                      |          | No                           |                                    |
| MB96F356YWB PMC-GSE2                |                      | Yes      | Yes                          |                                    |
| MB96F356RWB PMC-GSE2                |                      |          | No                           |                                    |
| MB96F356YSB PMC1-GSE2               |                      | No       | Yes                          | 64 pins Plastic LQFP (FPT-64P-M24) |
| MB96F356RSB PMC1-GSE2               |                      |          | No                           |                                    |
| MB96F356YWB PMC1-GSE2               |                      | Yes      | Yes                          |                                    |
| MB96F356RWB PMC1-GSE2               |                      |          | No                           |                                    |
| MB96V300BRB-ES (for evaluation)     | Emulated by ext. RAM | Yes      | No                           | 416 pin Plastic BGA (BGA-416P-M02) |

<sup>\*1</sup>: These devices are under development and specification is preliminary. These products under development may change its specification without notice.

# MB96350 Series

## MCU without CAN controller

| Part number                         | Flash/ROM       | Subclock | Persistent Low Voltage Reset | Package                            |
|-------------------------------------|-----------------|----------|------------------------------|------------------------------------|
| MB96F353ASA PMC-GSE2 <sup>*1</sup>  | Flash A (96KB)  | No       | No                           | 64 pins Plastic LQFP (FPT-64P-M23) |
| MB96F353AWA PMC-GSE2 <sup>*1</sup>  |                 | Yes      |                              |                                    |
| MB96F353ASA PMC1-GSE2 <sup>*1</sup> |                 | No       |                              | 64 pins Plastic LQFP (FPT-64P-M24) |
| MB96F353AWA PMC1-GSE2 <sup>*1</sup> |                 | Yes      |                              |                                    |
| MB96F355ASA PMC-GSE2 <sup>*1</sup>  | Flash A (160KB) | No       |                              | 64 pins Plastic LQFP (FPT-64P-M23) |
| MB96F355AWA PMC-GSE2 <sup>*1</sup>  |                 | Yes      |                              |                                    |
| MB96F355ASA PMC1-GSE2 <sup>*1</sup> |                 | No       |                              | 64 pins Plastic LQFP (FPT-64P-M24) |
| MB96F355AWA PMC1-GSE2 <sup>*1</sup> |                 | Yes      |                              |                                    |
| MB96F356ASB PMC-GSE2                | Flash A (288KB) | No       | No                           | 64 pins Plastic LQFP (FPT-64P-M23) |
| MB96F356AWB PMC-GSE2                |                 | Yes      |                              |                                    |
| MB96F356ASB PMC1-GSE2               |                 | No       |                              | 64 pins Plastic LQFP (FPT-64P-M24) |
| MB96F356AWB PMC1-GSE2               |                 | Yes      |                              |                                    |

<sup>\*1</sup>: These devices are under development and specification is preliminary. These products under development may change its specification without notice.

## This datasheet is also valid for the following outdated devices:

MB96F356YSA, MB96F356RSA, MB96F356YWA, MB96F356RWA, MB96F356ASA, MB96F356AWA

## ■ REVISION HISTORY

| Revision | Date       | Modification                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
|----------|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Prelim 1 | 2007-05-03 | Creation                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| Prelim 2 | 2007-05-25 | Electrical characteristics update                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| Prelim 3 | 2007-11-27 | Package description is removed from cover page.<br>Typos corrections in product lineup. Product option details added<br>Electrical characteristics update<br>Update of the block diagram<br>Update of the IO map<br>Pin circuit type, LVD characteristics and example characteristics chapters added                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| Prelim 4 | 2007-12-20 | Update of the block diagram: external bus address lines, clock output function pins, AVRL removed from ADC block, relayout.<br>RAMSTART value is corrected<br>IO map regenerated<br>Memory map and Flash configuration reworked<br>Few typos corrected accross the document.<br>Flash bank renaming.<br>Ordering information: package type corrected.<br>IO circuit drawings modified.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| Prelim 5 | 2008-02-04 | <ul style="list-style-type: none"><li>• Reload Timer RLT 6 for PPGs added</li><li>• Block diagram corrected: ICU2 deleted, TTG2,3 deleted, TTG8,9 added</li><li>• Pin function description corrected with all existing pin types</li><li>• I/O circuit type diagrams corrected</li><li>• Memory map cleaned up</li><li>• "Flash sector configuration" replaced by corrected "User ROM Memory map for Flash devices"</li><li>• Parallel Flash programming spec removed</li><li>• IO map table regenerated:<ul style="list-style-type: none"><li>- Port register: Naming style corrected</li><li>- Memory control registers renamed (Main -&gt; A)</li><li>- addresses after 000BFFh removed</li></ul></li><li>• Handling devices: AD converter items added</li><li>• Absolute maximum ratings: Pd and Ta specified more precisely</li><li>• Run and Sleep mode currents: more conditions added (1WS settings)</li><li>• Run mode current spec in 48/24MHz mode corrected</li><li>• Maximum CLKS1 frequency corrected at 1.8V</li><li>• External bus timings: missing conditions added and readability improved</li><li>• Ordering information updated</li><li>• Typos and formatting corrected</li></ul> |

# MB96350 Series

| Revision | Date       | Modification                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|----------|------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 6        | 2009-01-09 | <ul style="list-style-type: none"><li>• Format adjusted to official Fujitsu Microelectronics datasheet standard (mainly style changes and official notes and disclaimer added)</li><li>• Numbering of Electrical Characteristics subchapters automated</li><li>• CANless devices added (MB96F356A)</li><li>• I/O map: Added note about reserved registers</li><li>• Serial programming interface: Note about handshaking pins improved</li><li>• specified AD converter channel offset to 4LSB</li><li>• package code of MB96V300 corrected in ordering information</li><li>• Added voltage condition to pull-up resistance spec</li><li>• Ordering information: column "Flash/ROM" added, column "Remarks" removed</li><li>• Official package dimension drawing with additional notes added</li><li>• Empty pages removed</li><li>• Handling devices: Notes added about Serial communication and about using ceramic resonators.</li><li>• Feature list and AC Characteristics: 16MHz maximum frequency is valid for crystal oscillators. For resonators, maximum frequency depends on Q-factor</li><li>• AC characteristics: PLL phase skew spec added, CLKVCO min=64MHz</li><li>• VOL3 spec improved: spec valid for 3mA load for full Vcc range</li><li>• MB96F353/F355 added (under development)</li><li>• Free running timer (I/O Timer) 2 and 3 added (without clock input pin)</li><li>• Input capture ICU9 and ICU10 added (without input pin, only for LIN USART)</li><li>• C-Pin cap spec updated: 4.7uF-10uF capacitor with tolerance permitted</li><li>• "Preliminary" watermark removed</li></ul> |



## FUJITSU MICROELECTRONICS LIMITED

Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku,  
Tokyo 163-0722, Japan Tel: +81-3-5322-3347 Fax: +81-3-5322-3387  
<http://jp.fujitsu.com/fml/en/>

*For further information please contact:*

### North and South America

FUJITSU MICROELECTRONICS AMERICA, INC.  
1250 E. Arques Avenue, M/S 333  
Sunnyvale, CA 94085-5401, U.S.A.  
Tel: +1-408-737-5600 Fax: +1-408-737-5999  
<http://www.fma.fujitsu.com/>

### Europe

FUJITSU MICROELECTRONICS EUROPE GmbH  
Pittlerstrasse 47, 63225 Langen,  
Germany  
Tel: +49-6103-690-0 Fax: +49-6103-690-122  
<http://emea.fujitsu.com/microelectronics/>

### Korea

FUJITSU MICROELECTRONICS KOREA LTD.  
206 KOSMO TOWER, 1002 Daechi-Dong,  
Kangnam-Gu, Seoul 135-280  
Korea  
Tel: +82-2-3484-7100 Fax: +82-2-3484-7111  
<http://www.fmk.fujitsu.com/>

### Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD.  
151 Lorong Chuan, #05-08 New Tech Park,  
Singapore 556741  
Tel: +65-6281-0770 Fax: +65-6281-0220  
<http://www.fujitsu.com/sg/services/micro/semiconductor/>

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD.  
Rm.3102, Bund Center, No.222 Yan An Road(E),  
Shanghai 200002, China  
Tel: +86-21-6335-1560 Fax: +86-21-6335-1605  
<http://cn.fujitsu.com/fmc/>

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD.  
10/F., World Commerce Centre, 11 Canton Road  
Tsimshatsui, Kowloon  
Hong Kong  
Tel: +852-2377-0226 Fax: +852-2376-3269  
<http://cn.fujitsu.com/fmc/tw>

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited Strategic Business Development Dept.