Triple Line Receiver

The MC10114 is a triple line receiver designed for use in sensing differential signals over long lines. An active current source and translated emitter follower inputs provide the line receiver with a common mode noise rejection limit of one volt in either the positive or the negative direction. This allows a large amount of common mode noise immunity for extra long lines.


Another feature of the MC10114 is that the OR outputs go to a logic low level whenever the inputs are left floating. The outputs are each capable of driving 50 ohm transmission lines.

This device is useful in high speed central processors, minicomputers, peripheral controllers, digital communication systems, testing and instrumen—tation systems. The MC10114 can also be used for MOS to MECL interfacing and it is ideal as a sense amplifier for MOS RAM's.

A V_{BB} reference is provided which is useful in making the MC10114 a Schmit trigger, allowing single-ended driving of the inputs, or other applications where a stable reference voltage is necessary. See MECL Design Handbook (HB205) pages 226 and 228.

- $P_D = 145 \text{ mW typ/pkg}$
- $t_{pd} = 2.4$ ns typ (Single Ended Input)
- $t_{pd} = 2.0$ ns typ (Differential Input)
- t_r , $t_f = 2.1$ ns typ (20%–80%)


LOGIC DIAGRAM



 $^*V_{BB}$ to be used to supply bias to the MC10114 only and bypassed (when used) with 0.01 μ F to 0.1 μ F capacitor to ground (0 V). V_{BB} can source < 1.0 mA.

When the input pin with the bubble goes positive, its respective output pin with bubble goes positive.

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18 of the ON Semiconductor MECL Data Book (DL122/D).



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS




CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year

WW = Work Week

ORDERING INFORMATION

Device	Package	Shipping
MC10114L	CDIP-16	25 Units / Rail
MC10114P	PDIP-16	25 Units / Rail
MC10114FN	PLCC-20	46 Units / Rail

ELECTRICAL CHARACTERISTICS

Characte			Pin	Test Limits -30°C +25°C		T	+85°C				
			Under		1		+25°C	I			
		Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Uni
Power Supply Dr	ain Current	Ι _Ε	8		39		28	35		39	mAd
Input Current		I _{inH}	4		70			45		45	μAd
		I _{CBO}	4		1.5			1.0		1.0	μAd
Output Voltage	Logic 1	V _{OH}	2 3	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdd
Output Voltage	Logic 0	V _{OL}	2 3	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdd
Threshold Voltag	e Logic 1	V _{OHA}	2 3	-1.080 -1.080		-0.980 -0.980			-0.910 -0.910		Vdd
Threshold Voltag	e Logic 0	V _{OLA}	2 3		-1.655 -1.655			-1.630 -1.630		-1.595 -1.595	Vdd
Reference Voltag	је	V_{BB}	11	-1.420	-1.280	-1.350		-1.230	-1.295	-1.150	Vdd
Common Mode F Test	Rejection	V _{OH}	2 3	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdd
		V _{OL}	2 3	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdd
Switching Times	(50 Ω Load)			Min	Max	Min	Тур	Max	Min	Max	ns
Propagation Dela Rise Time	(20 to 80%)	t ₄₊₂₊ t ₄₋₂₋ t ₄₊₃₋ t ₄₋₃₊	2 2 3 3	1.0 1.0 1.0 1.0	4.4 4.4 4.4 4.4 3.8	1.0 1.0 1.0 1.0	2.4 2.4 2.4 2.4	4.0 4.0 4.0 4.0	0.9 0.9 0.9 0.9	4.3 4.3 4.3 4.3	
Rise Time	(20 to 80%)	t ₂₊ t ₃₊	2 3	1.5 1.5	3.8	1.5	2.1 2.1	3.5 3.5	1.5	3.7 3.7	
Fall Time	(20 to 80%)	t ₂₋ t ₃₋	2	1.5 1.5	3.8	1,5 1.5	2.1 2.1	3.5 3.5	1.5 1.5	3.7 3.7	
OFNIC			3								

ELECTRICAL CHARACTERISTICS (continued)

				TEST VOI	TAGE VALU	JES (Volts)		1
	@ Test Te	mperature	V _{IHmax}	V _{ILmin}	V_{IHAmin}	V _{ILAmax}	V _{BB}	
		–30°C	-0.890	-1.890	-1.205	-1.500	From	
		+25°C	-0.810	-1.850	-1.105	-1.475	Pin	
		+85°C	-0.700	-1.825	-1.035	-1.440	11	
		Pin	TEST V	OLTAGE AP	PLIED TO P	INS LISTED I	BELOW	
Characteristic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{BB}	Ur
Power Supply Drain Current	Ι _Ε	8		4, 9, 12			5, 10, 13	mA
Input Current	I _{inH}	4	4	9, 12			5, 10, 13	μΑ
	I _{inL}	4		9, 12			5, 10, 13	μΑ
Output Voltage Logic 1	V _{OH}	2 3	4 9, 12	9, 12 4			5, 10, 13 5, 10, 13	Vc
Output Voltage Logic 0	V _{OL}	2 3	9, 12 4	4 9, 12			5, 10, 13 5, 10, 13	Vd
Threshold Voltage Logic 1	V _{OHA}	2 3	9, 12	9, 12	4	4	5, 10, 13 5, 10, 13	Vd
Threshold Voltage Logic 0	V _{OLA}	2 3	9, 12	9, 12	4	4	5, 10, 13 5, 10, 13	Vd
Reference Voltage	V_{BB}	11					5, 10, 13	Vd
Common Mode Rejection Test	V _{OH}	2 3			7			Vo
	V _{OL}	2 3		>,(Vo
Switching Times (50Ω Load)					Pulse In	Pulse Out		
Propagation Delay	t ₄₊₂₊	2			4	2	5, 10, 13	ns
	t ₄₋₂₋	2 3			4 4	2 3	5, 10, 13 5, 10, 13	
	t ₄₊₃₋ t ₄₋₃₊	3			4	3	5, 10, 13	
Rise Time (20 to 80%)	t ₂₊ t ₃₊	2 3			4 4	2 3	5, 10, 13 5, 10, 13	
Fall Time (20 to 80%)	t ₂₋	2			4 4	2	5, 10, 13	
Fall Time (20 to 80%)	t3_	3			4	3	5, 10, 13	

ELECTRICAL CHARACTERISTICS (continued)

					TEST VOI	TAGE VALU	JES (Volts)		
		@ Test Te	mperature	V _{IHH} *	V _{ILH} *	V _{IHL} *	V _{ILL} *	V _{EE}	
			-30°C	+0.110	-0.890	-1.890	-2.890	-5.2	
			+25°C	+0.190	-0.850	-1.810	-2.850	-5.2	
			+85°C	+0.300	-0.825	-1.700	-2.825	-5.2	
			Pin	TEST V	OLTAGE AP	PLIED TO PI	NS LISTED I	BELOW	
Characteris	stic	Symbol	Under Test	V _{IHH} *	V _{ILH} *	V _{IHL} *	V _{ILL} *	V _{EE}	(V _{CC}) Gnd
Power Supply Drain C	Current	ΙE	8					8	1, 16
Input Current		I _{inH}	4					8	1, 16
		I _{inL}	4					8, 4	1, 16
Output Voltage	Logic 1	V _{OH}	2 3					8	1, 16 1, 16
Output Voltage	Logic 0	V _{OL}	2 3					8	1, 16 1, 16
Threshold Voltage	Logic 1	V _{OHA}	2 3					8 8	1, 16 1, 16
Threshold Voltage	Logic 0	V_{OLA}	2 3					8 8	1, 16 1, 16
Reference Voltage		V _{BB}	11					8	1, 16
Common Mode Reject	tion Test	V _{OH}	2 3	4	5	5	4	8 8	1, 16 1, 16
		V _{OL}	2 3	4	5	5	4	8 8	1, 16 1, 16
Switching Times	(50Ω Load)							-3.2 V	+2.0 V
Propagation Delay		t ₄₊₂₊ t ₄₋₂₋ t ₄₊₃₋ t ₄₋₃₊	2 2 3 3					8 8 8	1, 16 1, 16 1, 16 1, 16
Rise Time	(20 to 80%)	t ₂₊ t ₃₊	2 3					8 8	1, 16 1, 16 1, 16
Fall Time	(20 to 80%)	t ₂₋ t ₃₋	2 3					8 8	1, 16 1, 16

^{*} V_{IHH} = Input Logic 1 level shifted positive one volt for common mode rejection tests

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibitum has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to –2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

V_{ILH} = Input Logic 0 level shifted positive one volt for common mode rejection tests


V_{IHL} = Input Logic 1 level shifted negative one volt for common mode rejection tests

V_{ILL} = Input Logic 0 level shifted negative one volt for common mode rejection tests

PACKAGE DIMENSIONS

PLCC-20 **FN SUFFIX**

PLASTIC PLCC PACKAGE CASE 775-02 ISSUE C



NOTES:

G1 ⊕ 0.010 (0.250)③ T L-M ⑤ N ⑤

OF MICE. NOT PERSON

- OTES:

 1. DATUMS -L-, -M-, AND -N- DETERMINED WHERE TOP OF LEAD SHOULDER EXITS PLASTIC BODY AT MOLD PARTING LINE.


 2. DIMENSION G1, TRUE POSITION TO BE MEASURED AT DATUM -T-, SEATING PLANE.

 3. DIMENSIONS R AND U DO NOT INCLUDE MOLD FLASH. ALLOWABLE MOLD FLASH IS 0.010 (0.250) PER SIDE.

 4. DIMENSIONING AND TOLERANCING PER ANSI V14 5M 1982
- Y14.5M, 1982. CONTROLLING DIMENSION: INCH.
- THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM BY UP TO 0.012 (0.300). DIMENSIONS R AND U ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.
- DIMENSION H DOES NOT INCLUDE DAMBAR PROTRUSION OR INTRUSION. THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE GREATER THAN 0.037 (0.940). THE DAMBAR INTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE SMALLER THAN 0.025 (0.635).

	INC	HES	MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
Α	0.385	0.395	9.78	10.03
В	0.385	0.395	9.78	10.03
С	0.165	0.180	4.20	4.57
Е	0.090	0.110	2.29	2.79
F	0.013	0.019	0.33	0.48
G	0.050	BSC	1.27	BSC
Н	0.026	0.032	0.66	0.81
J	0.020		0.51	
K	0.025		0.64	
R	0.350	0.356	8.89	9.04
U	0.350	0.356	8.89	9.04
٧	0.042	0.048	1.07	1.21
W	0.042	0.048	1.07	1.21
X	0.042	0.056	1.07	1.42
Υ		0.020		0.50
Z	2°	10°	2°	10 °
G1	0.310	0.330	7.88	8.38
K1	0.040		1.02	

PACKAGE DIMENSIONS



NOTES:


- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: INCH.
 DIMENSION LTO CENTER OF LEAD WHEN CONTROLLING DIMENSION LTO CENTER OF LEAD WHEN

- FORMED PARALLEL

 DIMENSION F MAY NARROW TO 0.76 (0.030)
 WHERE THE LEAD ENTERS THE CERAMIC
 BODY.

	INC	HES	MILLIMETERS			
DIM	MIN	MAX	MIN	MAX		
Α	0.750	0.785	19.05	19.93		
В	0.240	0.295	6.10	7.49		
С		0.200		5.08		
D	0.015	0.020	0.39	0.50		
E	0.050	BSC	1.27 BSC			
F	0.055	0.065	1.40	1.65		
G	0.100	BSC	2.54 BSC			
Н	0.008	0.015	0.21	0.38		
K	0.125	0.170	3.18	4.31		
L	0.300	BSC	7.62	BSC		
М	0 °	15°	0 °	15°		
N	0.020	0.040	0.51	1.01		

PDIP-16 **P SUFFIX** PLASTIC DIP PACKAGE CASE 648-08 ISSUE R



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
 5. ROUNDED CORNERS OPTIONAL

	INC	HES	MILLIN	IETERS
DIM	MIN MAX		MIN	MAX
Α	0.740	0.770	18.80	19.55
В	0.250	0.270	6.35	6.85
C	0.145	0.175	3.69	4.44
D	0.015	0.021	0.39	0.53
F	0.040	0.70	1.02	1.77
G	0.100	BSC	2.54	BSC
Н	0.050	BSC	1.27 BSC	
J	0.008	0.015	0.21	0.38
K	0.110	0.130	2.80	3.30
L	0.295	0.305	7.50	7.74
M	0°	10°	0°	10 °
S	0.020	0.040	0.51	1.01

Notes





ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2700 **Email**: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.