

Dual High-speed CAN Transceiver

The CM0902 is a SMARTMOS dual high-speed (up to 1 Mbit/s) CAN transceiver device, providing the physical interface between the CAN protocol controller of an MCU and the physical dual wire CAN bus. Both channels are completely independent, featuring CAN bus wake-up on each CAN interface, and TXD dominant timeout functionality (33CM0902 only).

The CM0902 is packaged in a 14-pin SOIC, with industry standard pin out, and offers excellent EMC and ESD performance without the need for external filter components. The CM0902 comes in two variants: 33CM0902 and 34CM0902 for Automotive and Industrial applications respectively.

Features

- Very low-current consumption in standby mode
- Compatible with +3.3 V or +5.0 V MCU interface
- Standby mode with remote CAN wake-up
- Pin and function compatible with market standard

Cost efficient robustness:


- High system level ESD performance
- Very high electromagnetic immunity and low electromagnetic emission without common mode choke or other external components.

Fail-safe behaviors:

- TXD Dominant timeout (33CM0902 only)
- Ideal passive behavior when unpowered, CAN bus leakage current <10 μ A.
- V_{DD} and V_{IO} monitoring

CM0902

CAN HIGH-SPEED TRANSCEIVER



EF SUFFIX (PB-FREE)
98ASB42565B
14-PIN SOICN

Automotive Applications (33CM0902)

- Supports automotive CAN high-speed applications
- Body electronics
- Power train
- Chassis and safety
- Infotainment
- Diagnostic equipment
- Accessories

Industrial Applications (34CM0902)

- Transportation
- Backplanes
- Lift/elevators
- Factory automation
- Industrial process control




Figure 1. Simplified Application Diagram

Table of Contents

1	Orderable Parts	3
2	Internal Block Diagram	4
3	Pin Connections	5
3.1	Pinout	5
3.2	Pin Definitions	5
4	General Product Characteristics	6
4.1	Maximum Ratings	6
4.2	Thermal Characteristics	7
4.3	Electrical Characteristics	8
4.4	Operating Conditions	14
5	General IC Functional Description and Application Information	15
5.1	Features	15
5.2	Functional Block Diagram	16
5.3	Functional Description	16
6	Functional Operation	18
6.1	Operating Modes	18
6.2	Fail-safe Mechanisms	18
6.3	Device Operation Summary	20
7	Typical Applications	21
7.1	Application Diagrams	21
8	Packaging	23
8.1	Package Mechanical Dimensions	23
9	Revision History	25

1 Orderable Parts

This section describes the part numbers available to be purchased along with their differences.

Table 1. Orderable Part Variations

Part Number ⁽¹⁾	Temperature (T _A)	Package	TXD dominant protection
MC33CM0902WEF	-40 °C to 125 °C	SOIC 14 pins	Available
MC34CM0902WEF	-40 °C to 85 °C		Not Available

Notes

1. To Order parts in Tape & Reel, add the R2 suffix to the part number.
- Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to <http://www.freescale.com> and perform a part number search.

2 Internal Block Diagram




Figure 2. Internal Block Diagram

3 Pin Connections

3.1 Pinout




Figure 1. 14-Pin SOIC Pinout

3.2 Pin Definitions

A functional description of each pin can be found in the Functional Pin Description section beginning on [page 15](#).

Table 2. CM0902 Pin Definitions

Pin Number	Pin Name	Pin Function	Definition
1	TXD1	Input	CAN1 bus transmit data pin
2	GND1	Ground	Ground 1
3	VDD	Input	5.0 V input supply for CAN driver and receiver
4	RXD1	Output	CAN1 bus receive data pin
5	GND2	Ground	Ground 2
6	TXD2	Input	CAN2 bus transmit data pin
7	RXD2	Output	CAN2 bus receive data pin
8	STB2	Input	Standby input for CAN2 mode selection
9	CANL2	Input/Output	CAN2 low pin
10	CANH2	Input/Output	CAN2 high pin
11	VIO	Input	Input supply for the digital input output pins
12	CAN L1	Input/Output	CAN1 low pin
13	CAN H1	Input/Output	CAN1 high pin
14	STB1	Input	Standby input for CAN1 mode selection

4 General Product Characteristics

4.1 Maximum Ratings

Table 3. Maximum Ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Symbol	Description (Rating)	Min.	Max.	Unit	Notes
ELECTRICAL RATINGS					
V_{DD}	V_{DD} Logic Supply Voltage		7.0	V	
V_{IO}	Input/Output Logic Voltage		7.0	V	
V_{STB1} V_{STB2}	Standby pin Input Voltage		7.0	V	
V_{TXD1} V_{TXD2}	TXD Maximum Voltage Range		7.0	V	
V_{RXD1} V_{RXD2}	RXD Maximum Voltage Range		7.0	V	
V_{CANH1} V_{CANH2}	CANH Bus Pin Maximum Range	-40	40	V	
V_{CANL1} V_{CANL2}	CANL Bus Pin Maximum Range	-40	40	V	
V_{ESD}	ESD Voltage - Human Body Model (HBM) (all pins except CANHx and CANLx pins) - Human Body Model (HBM) (CANHx, CANLx pins) - Machine Model (MM) - Charge Device Model (CDM) (corner pins) - System level ESD 330 Ω / 150 pF unpowered according to IEC61000-4-2: 330 Ω / 150 pF unpowered according to OEM LIN, CAN, FLEXray Conformance 2.0 kΩ / 150 pF unpowered according to ISO10605.2008 2.0 kΩ / 330 pF powered according to ISO10605.2008		± 2000 ± 8000 ± 200 $\pm 500(\pm 750)$ 10 10 10 8.0	V kV	(2)

Notes

- ESD testing is performed in accordance with the Human Body Model (HBM) ($C_{ZAP} = 100$ pF, $R_{ZAP} = 1500$ Ω), the Machine Model (MM) ($C_{ZAP} = 200$ pF, $R_{ZAP} = 0$ Ω), and the Charge Device Model.

4.2 Thermal Characteristics

Table 4. Thermal Ratings

Symbol	Description (Rating)	Min.	Typ.	Max.	Unit	Notes
THERMAL RATINGS						
T _A T _J	Operating Temperature					
	• Ambient	-40		125	°C	
	• Junction	-40		150		
T _{STG}	Storage Temperature	-55		150	°C	
T _{PPRT}	Peak Package Reflow Temperature During Reflow	–		–	°C	
THERMAL RESISTANCE AND PACKAGE DISSIPATION RATINGS						
R _{θJA}	Junction-to-Ambient, Natural Convection, Single-layer Board	–		140	°C/W	
T _{SD}	Thermal Shutdown		185	–	°C	
T _{SDH}	Thermal Shutdown Hysteresis	–	10		°C	

4.3 Electrical Characteristics

4.3.1 Static Electrical Characteristics

Table 5. Static Electrical Characteristics

Characteristics noted under conditions $4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $2.8\text{ V} \leq V_{IO} \leq 5.5\text{ V}$, $-40\text{ }^{\circ}\text{C} \leq T_A \leq 125\text{ }^{\circ}\text{C}$, $\text{GND} = 0.0\text{ V}$, R on CANx bus (R_L) = $60\text{ }\Omega$, unless otherwise noted. Typical values noted reflect the approximate parameter at $T_A = 25\text{ }^{\circ}\text{C}$ under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Typ.	Max.	Unit	Notes
--------	----------------	------	------	------	------	-------

POWER INPUT VDD

V_{DD}	VDD Supply Voltage Range • Nominal operation	4.5	–	5.5	V	
V_{DD_UV}	VDD Undervoltage Threshold		–	4.5	V	
I_{VDD}	VDD Supply Current • Normal mode, TXD1 and TXD2 High • Normal mode, TXD1 and TXD2 Low • Standby mode	– – –	– 80 –	8.0 130 10	mA mA μA	(3)

POWER INPUT VIO

V_{IO}	VIO Supply Voltage Range • Nominal operation	2.8	–	5.5	V	
V_{IO_UV}	VIO Undervoltage threshold	–	–	2.8	V	
I_{VIO}	VIO Supply Current • Normal Mode (TXD1/TXD2 high CAN1/2 bus in recessive state) • Normal Mode (TXD1, TXD2 high, CAN1/2 bus in dominant state) • Standby mode (STB1 and STB2 high, BUS in recessive state, wake-up filter and wake-up time out not active) • Standby mode (STB1 and STB2 high, BUS in recessive state, wake- up filter and wake-up time out active)	– – – –	– – 5 –	400 2.0 20 300	μA mA μA μA	

Notes

3. I_{VDD} for CAN1 or CAN2 operation

STB1 INPUT

V_{STB1}	Input Voltages • High level input voltage • Low level input voltage • Input threshold hysteresis	$0.7 \times V_{IO}$ – 200	– – –	– 0.3 –	V V mV	
$R_{PU-STB1}$	Pull-up resistor to V_{IO}	–	100	–	$\text{k}\Omega$	

TXD1 INPUT

V_{TXD1}	Input Voltages • High level input voltage • Low level input voltage • Input threshold hysteresis	$0.7 \times V_{IO}$ – 200	– – 300	– 0.3 –	V V mV	
$R_{PU-TXD1}$	Pull-up Resistor to V_{IO}	5.0	–	50	$\text{k}\Omega$	

RXD1 OUTPUT

I_{RXD1}	Output Current • RXD1 high, VRXD1 high = $V_{IO} - 0.4\text{ V}$ • RXD1 low, VRXD1 high = 0.4 V	–5.0 1.0	–2.5 2.5	–1.0 5.0	mA	
$R_{PU-RXD1}$	Pull-up Resistor to V_{IO} (in Standby mode, without toggling - no wake-up report)	25	50	90	$\text{k}\Omega$	

Table 5. Static Electrical Characteristics (continued)

Characteristics noted under conditions $4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $2.8\text{ V} \leq V_{IO} \leq 5.5\text{ V}$, $-40\text{ }^{\circ}\text{C} \leq T_A \leq 125\text{ }^{\circ}\text{C}$, $\text{GND} = 0.0\text{ V}$, R on CANx bus (R_L) = $60\text{ }\Omega$, unless otherwise noted. Typical values noted reflect the approximate parameter at $T_A = 25\text{ }^{\circ}\text{C}$ under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Typ.	Max.	Unit	Notes
CANL1 and CANH1 Pins						
V_{REC1}	Recessive Voltage, TXD1 high, no load - CANL1 recessive voltage - CANH1 recessive voltage	2.0 2.0	2.5 2.5	3.0 3.0	V	
V_{DIFF_REC1}	CANH1 - CANL1 Differential Recessive Voltage, TXD1 high, no load	-50	—	50	mV	
V_{REC_SM1}	Recessive voltage, sleep mode, no load - CANL1 recessive voltage - CANH1 recessive voltage	-0.1 -0.1	—	0.1 0.1	V	
V_{DOM1}	Dominant Voltage, TXD1 low ($t < TX_{DOM}$), $R_L = 45$ to $65\text{ }\Omega$ - CANL1 dominant voltage - CANH1 dominant voltage	0.5 2.75	— —	2.25 4.5	V	
V_{DIFF_DOM1}	CANH1 - CANL1 Differential Dominant Voltage, $R_L = 45$ to $65\text{ }\Omega$, $TXD1_{LOW}$	1.5	2.0	3.0	V	
V_{SYM1}	Driver symmetry CANH1 + CANL1	0.9	1.0	1.1	V_{DD}	
I_{LIM1}	Current limitation, TXD1 low ($t < TX_{DOM}$) - CANL1 current limitation, CANL1 5.0 V to 28 V - CANH1 current limitation, CANH1 = 0 V	40 -100	— —	100 -40	mA	
V_{DIFF_THR1}	CANH1 - CANL1 Differential Input Threshold	0.5	—	0.9	V	
V_{DIFF_HYS1}	CANH1 - CANL1 Differential Input Voltage Hysteresis	50	—	400	mV	
$V_{DIFF_THR_S1}$	CANH1 - CANL1 Differential Input Threshold, in Standby mode	0.4	—	1.15	V	
V_{CM1}	Common Mode Voltage	-15	—	20	V	
R_{IN1}	Input Resistance - CANL1 input resistance - CANH1 input resistance	5.0 5.0	— —	50 50	$k\Omega$	
R_{IN_DIFF1}	CANH1, CANL1 Differential Input Resistance	10	—	100	$k\Omega$	
R_{IN_MATCH1}	Input Resistance Matching	-3.0	—	3.0	%	
I_{IN_UPWR1}	CANL1 or CANH1 input current, device unpowered, $V_{DD} = V_{IO} = 0\text{ V}$, V_{CANL1} and V_{CANH1} 0.0 to 5.0 V range V_{DD} connected with $R=0.0\text{ K}\Omega$ to GND V_{DD} connected with $R=47\text{ K}\Omega$ to GND	-10 -10	—	10 10	μA	

Table 5. Static Electrical Characteristics (continued)

Characteristics noted under conditions $4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $2.8\text{ V} \leq V_{IO} \leq 5.5\text{ V}$, $-40\text{ }^{\circ}\text{C} \leq T_A \leq 125\text{ }^{\circ}\text{C}$, $\text{GND} = 0.0\text{ V}$, R on CANx bus (R_L) = $60\text{ }\Omega$, unless otherwise noted. Typical values noted reflect the approximate parameter at $T_A = 25\text{ }^{\circ}\text{C}$ under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Typ.	Max.	Unit	Notes
--------	----------------	------	------	------	------	-------

CANL1 and CANH1 Pins (Continued)

R_{IN_UPWR1}	CANL1, CANH1 Input Resistance, $V_{CANL1} = V_{CANH1} = \pm 12\text{ V}$	10	–	–	$\text{k}\Omega$	
C_{CAN_CAP1}	CANL1, CANH1 Input Capacitance	–	20	–	pF	(4)
C_{DIF_CAP1}	CANL1, CANH1 Differential Input Capacitance	–	10	–	pF	(4)

STB2 INPUT

V_{STB2}	Input Voltages - High level Input voltage - Low level input voltage - Input threshold hysteresis	$0.7 \times V_{IO}$ – 200	– – –	– 0.3 –	V V mV	
R_{PU_STB2}	Pull-up Resistor to V_{IO}	–	100	–	$\text{k}\Omega$	

TXD2 INPUT

V_{TXD2}	Input Voltages - High level Input voltage - Low level input voltage - Input threshold hysteresis	$0.7 \times V_{IO}$ – 200	– – 300	– 0.3 –	V V mV	
R_{PU_TXD2}	Pull-up Resistor to V_{IO}	5.0	–	50	$\text{k}\Omega$	

RXD2 OUTPUT

I_{RXD2}	Output Current - RXD2 high, $VRXD2$ high = $V_{IO} - 0.4\text{ V}$ - RXD2 low, $VRXD2$ high = 0.4 V	–5.0 1.0	–2.5 2.5	–1.0 5.0	mA	
R_{PU_RXD2}	Pull-up Resistor to V_{IO} (in Standby mode, without toggling - no wake-up report)	25	50	90	$\text{k}\Omega$	

CANL2 and CANH2 Pins

V_{REC2}	Recessive Voltage, TXD2 high, no load - CANL2 recessive voltage - CANH2 recessive voltage	2.0 2.0	2.5 2.5	3.0 3.0	V	
V_{DIFF_REC2}	CANH2 - CANL2 Differential Recessive Voltage, TXD2 high, no load	–50	–	50	mV	
V_{REC_SM2}	Recessive voltage, sleep mode, no load - CANL2 recessive voltage - CANH2 recessive voltage	–0.1 –0.1	– –	1.0 1.0	V	
V_{DOM2}	Dominant Voltage, TXD2 low ($t < TX_{DOM}$), $R_L = 45\text{ }\Omega$ to $65\text{ }\Omega$ - CANL2 dominant voltage - CANH2 dominant voltage	0.5 2.75	– –	2.25 4.5	V	
V_{DIFF_DOM2}	CANH2 - CANL2 Differential Dominant Voltage, $R_L = 45\text{ }\Omega$ to $65\text{ }\Omega$, $TXD2_{LOW}$	1.5	2.0	3.0	V	
V_{SYM2}	Driver symmetry CANH2 + CANL2	0.9	1.0	1.1	V_{DD}	
I_{LIM2}	Current Limitation, TXD2 low ($t < TX_{DOM}$) - CANL2 current limitation, CANL2 5.0 V to 28 V - CANH2 current limitation, CANH2 = 0.0 V	40 –100	– –	100 –40	mA	
V_{DIFF_THR2}	CANH2 - CANL2 Differential Input Threshold	0.5	–	0.9	V	
V_{DIFF_HYS2}	CANH2 - CANL2 Differential Input Voltage Hysteresis	50	–	400	mV	
$V_{DIFF_THR_S2}$	CANH2 - CANL2 Differential Input Threshold, in Standby mode	0.4	–	1.15	V	
V_{CM2}	Common Mode Voltage	–15	–	20	V	

Table 5. Static Electrical Characteristics (continued)

Characteristics noted under conditions $4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $2.8\text{ V} \leq V_{IO} \leq 5.5\text{ V}$, $-40\text{ }^{\circ}\text{C} \leq T_A \leq 125\text{ }^{\circ}\text{C}$, $\text{GND} = 0.0\text{ V}$, R on CANx bus (R_L) = $60\text{ }\Omega$, unless otherwise noted. Typical values noted reflect the approximate parameter at $T_A = 25\text{ }^{\circ}\text{C}$ under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Typ.	Max.	Unit	Notes
CANL2 and CANH2 Pins						
R_{IN2}	Input Resistance - CANL2 input resistance - CANH2 input resistance	5.0 5.0	– –	50 50	$\text{k}\Omega$	
R_{IN_DIFF2}	CANH2, CANL2 Differential Input Resistance	10	–	100	$\text{k}\Omega$	
R_{IN_MATCH2}	Input Resistance Matching	-3.0	–	3.0	%	
I_{IN_UPWR2}	CANL2 or CANH2 input current, device unpowered, $V_{DD} = V_{IO} = 0\text{ V}$, V_{CANL2} and V_{CANH2} 0.0 to 5.0 V range V_{DD} connected with $R=0\text{ k}\Omega$ to GND V_{DD} connected with $R=47\text{ k}\Omega$ to GND	-10 -10	– –	10 10	μA	
R_{IN_UPWR2}	CANL2, CANH2 Input Resistance, $V_{CANL2} = V_{CANH2} = \pm 12\text{ V}$	10	–	–	$\text{k}\Omega$	
C_{CAN_CAP2}	CANL2, CANH2 Input Capacitance (guaranteed by design and characterization)	–	20	–	pF	
C_{DIF_CAP2}	CANL2, CANH2 Differential Input Capacitance	–	10	–	pF	(4)
T_{SD}	Thermal Shutdown	150	185	–	$^{\circ}\text{C}$	

Notes

4. Guaranteed by design and characterization

4.3.2 Dynamic Electrical Characteristic

Table 6. Dynamic Electrical Characteristics

Characteristics noted under conditions $4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $2.8\text{ V} \leq V_{IO} \leq 5.5\text{ V}$, $-40\text{ }^{\circ}\text{C} \leq T_A \leq 125\text{ }^{\circ}\text{C}$, $\text{GND} = 0\text{ V}$, R on CANx bus (R_L) = $60\text{ }\Omega$, unless otherwise noted. Typical values noted reflect the approximate parameter at $T_A = 25\text{ }^{\circ}\text{C}$ under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Typ.	Max.	Unit	Notes
TIMING PARAMETERS (Continued)						
$t_{X_{DOM}}$	TXD DOM	2.5	–	16	ms	(5)
t_{LOOP}	T Loop	–	–	255	ns	
t_{WU_FLT1}	TWU Filter1	0.5	–	5.0	μs	
t_{WU_FLT2}	TWU Filter2	0.08	–	1.0	μs	
t_{TGLT}	Tdelay During Toggling	–	–	1.5	μs	
t_{WU_TO}	Twake-up Timeout	1.5	–	7.0	ms	
t_{DELAY_PWR}	Delay Between Power-up and Device Ready	–	120	300	μs	
t_{DELAY_SN}	Transition Time from Standby to Normal mode (STB high to low)	–	–	40	μs	

Notes

5. 33CM0902 version only




Figure 3. Timing Test Circuit




Figure 4. CAN Timing Diagram




Figure 5. Wake-up Pattern Timing Illustration




Figure 6. Timeout Wake-up Timing Illustration




Figure 7. TXD Dominant Timeout Detection Illustration

4.4 Operating Conditions

This section describes the operating conditions of the device. Conditions apply to all the following data, unless otherwise noted.

Table 7. Operating Conditions

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Symbol	Ratings	Min.	Max.	Unit	Notes
V_{DD_F}	Functional Operating V_{DD} voltage	V_{DD_UV}	7.0	V	(6)
V_{DD_OP}	Parametric Operating V_{DD} voltage	4.5	5.5	V	
V_{IO_F}	Functional Operating V_{IO} voltage	V_{IO_UV}	7.0	V	(6)
V_{IO_OP}	Parametric Operating V_{IO} voltage	2.8	5.5	V	

Notes

- Functional operating voltage is defined as device functional or CAN in recessive state




Figure 8. Supply Voltage Operating Range

Notes

- Device functional:** Device can operate in this voltage range without damage. Electrical characteristics are not fully guaranteed in this range.
- Device functional or CAN bus recessive state:** Device is either functional (see Note 1), or is maintained in recessive state. No false dominant state on CAN bus; dominant state is only controlled by TXDx low level.

5 General IC Functional Description and Application Information

The CM0902 is a SMARTMOS two channel high-speed CAN transceiver, providing the physical interface between the CAN protocol controller of an MCU and the physical two-wire CAN bus, featuring CAN bus wake-up on each CAN channel and TXD dominant timeout (33CM0902 version only). The two CAN physical layers are packaged in a 14-pin SOIC with market standard pin out, and offer excellent EMC and ESD performance without the need for external filter components. These meet the ISO 11898-2 and ISO11898-5 standards, and provide low leakage on CAN bus while unpowered.

The device is supplied from VDD, while VIO allows automatic operation with 5.0 V and 3.3 V microcontrollers interface.

5.1 Features

- Very low current consumption in standby mode
- Automatic adaptation to 3.3 V or 5.0 V MCU communication
- Standby mode with remote CAN wake-up
- Pin and function compatible with market standard
- Cost efficient robustness:
 - High system level ESD performance
 - Very high electromagnetic Immunity and low electromagnetic emission without common mode choke or other external components.
- Fail-safe behaviors:
 - TXD Dominant timeout (33CM0902 only)
 - Ideal passive behavior when unpowered, CAN bus leakage current <10 μ A.
- V_{DD} and V_{IO} monitoring

5.2 Functional Block Diagram




Figure 9. Functional Block Diagram

5.3 Functional Description

5.3.1 V_{DD} Power Supply

This is the supply for the CANHx and CANLx bus drivers, the bus differential receiver and the bus biasing voltage circuitry. V_{DD} is monitored for undervoltage conditions. See [Fail-safe Mechanisms](#).
 When the device is in standby mode, the consumption on V_{DD} is extremely low (Refer to [IVDD](#)).

5.3.2 V_{IO} Digital I/O Power Supply

This is the supply for the TXDx, RXDx, and STBx digital input outputs pins. V_{IO} also supplies the low power differential wake-up receivers and filter circuitry. This allows detecting and reporting bus wake-up events with device supplied only from V_{IO} . V_{IO} is monitored for undervoltage conditions. See [Fail-safe Mechanisms](#).
 When the device is in Standby mode, the consumption on V_{IO} is extremely low (Refer to [IVIO](#)).

5.3.3 STB1 and STB2

STBx are the input pins to control the CANx interface mode. When STBx is high or floating, the respective CANx interface is in Standby mode. When STBx is low, the CANx interface is set in Normal mode. STBx has an internal pull-up to the V_{IO} pin, so if STBx is left open, the CANx is set to the predetermined Standby mode.

5.3.4 TXD1 and TXD2

TXD_x is the device input pin to control the CAN_x bus level. In the application, this pin is connected to one of the microcontroller's transmit pins. When TXD_x is high or floating, the CANH_x and CANL_x drivers are OFF in Normal mode, setting the bus in a recessive state. When TXD_x is low, the CANH_x and CANL_x drivers are activated and the bus is set to a dominant state. TXD_x has a built-in timing protection on the 33CM0902 version, which disables the bus when TXD_x is dominant for more than $t_{X_{DOM}}$.

In Standby mode, TXD_x has no effect on the respective CAN_x interface.

5.3.5 RXD1 and RXD2

RXD_x is the bus output level report pin. This pin connects to one of the microcontroller's receive pins in the application. RXD_x is a push-pull structure in Normal mode. When the respective CAN_x bus is in a recessive state, RXD_x is high, and low when the bus is dominant. In Standby mode, the push-pull structure is disabled, RXD_x is pulled up to VIO via a resistor ($R_{PU-RXD1}$), and is in a high level. When the bus wake-up is detected, the push-pull structure resumes and RXD_x reports a wake-up via a toggling mechanism (refer to [Figure 5](#)).

5.3.6 CANH1 / CANL1 and CANH2 / CANL2

These are the CAN bus pins and each channel 1 or 2 is fully independent from each other. CANL_x is a low-side driver to GND, and CANH_x is a high-side driver to VDD. In Normal mode and TXD_x high, the CANH_x and CANL_x drivers are OFF, and the voltage at CANH_x and CANL_x is approx. 2.5 V, provided by the internal bus biasing circuitry. When TXD_x is low, CANL_x is pulled to GND and CANH_x to VDD, creating a differential voltage on the CAN bus.

CANH_x and CANL_x drivers are OFF in Standby mode, and pulled to GND via the CAN_x interface R_{IN} resistors (ref to parameter [Input Resistance](#)). CANH_x and CANL_x are high-impedance with extremely low leakage to GND in device unpowered mode, making the device ideally passive when unpowered. CANH_x and CANL_x have integrated ESD protection and extremely high robustness versus external disturbance, such as EMC and electrical transients. These pins have current limitation and thermal protection.

6 Functional Operation

6.1 Operating Modes

The CM0902 provides two CAN, each one capable of independently operating in two modes: Standby and Normal.

6.1.1 Normal Mode

This mode is selected when the STBx pin is low. In this mode, the device is able to transmit information from TXDx to the bus and report the bus level on the RXDx pin. When TXDx is high, CANHx and CANLx drivers are off and the bus is in the recessive state (unless it is in an application where another device drives the bus to the dominant state). When TXDx is low, CANHx and CANLx drivers are ON and the bus is in the dominant state.

6.1.2 Standby Mode

This mode is selected when the STBx pin is high or floating. The device is not able to transmit information from TXDx to the bus and it cannot report accurate bus information in this mode. The device can only report bus wake-up events via the RXDx toggling mechanism. When both CAN interfaces are in Standby mode, the power consumption from V_{DD} and V_{IO} is extremely low. The CANHx and CANLx pins are pulled to GND via the internal R_{IN} resistors in this mode.

6.1.2.1 Wake-up Mechanism

The CM0902 includes bus monitoring circuitry to detect and report bus wake-ups. To activate a wake-up report, three events must occur on the CAN bus:

- event 1: a dominant level for a time longer than t_{WU_FLT1} followed by
- event 2: a recessive level (event 2) longer than t_{WU_FLT2} followed by
- event 3: a dominant level (event 3) longer than t_{WU_FLT2} .

The RXD pin reports the bus state (bus dominant => RXD low, bus recessive => RXD high). The delay between bus dominant and RXD low, and bus recessive and RXD high is longer than in Normal mode (refer to t_{TGLT}). The three events must occur within the t_{WU_TO} timeout.

[Figure 5](#) “Wake-up Pattern Timing Illustration” illustrates the wake-up detection and reporting (toggling) mechanism.

If the three events do not occur within the T_{WU_TO} timeout, the wake-up and toggling mechanism are not activated. This is illustrated in [Figure 6](#). The three events and the timeout function avoid a permanent dominant state on the bus which would generate a permanent wake-up situation, and prevent the system from entering into Low-power mode.

6.1.3 Unpowered Mode

When V_{IO} is below V_{IO_UV} , the device is in unpowered mode. Both CAN buses is in high-impedance and not able to transmit, receive, or report bus wake-up events through any of the buses.

6.2 Fail-safe Mechanisms

The device implements various protection, detection, and predictable fail-safe mechanisms explained below.

6.2.1 STB and TXD Input Pins

The STBx input pin has an internal integrated pull-up structure to the VIO supply pin. If STBx is open, the respective CANx interface is set to Standby mode to ensure predictable behavior and minimize system current consumption.

The TXDx input pin also has an internal integrated pull-up structure to the VIO supply pin. If TXDx is open, the CANx driver is set to the recessive state to minimize current consumption and ensure no false dominant bit is transmitted on the bus.

6.2.2 TXD Dominant Timeout Detection


The 33CM0902 device implements a TXD dominant timeout detection and protection mechanism. If TXDx is set low for a time longer than the t_{xDOM} parameter, the CANx drivers are disabled and the CANx bus returns to the recessive state. This prevents the bus from being set to the dominant state permanently in case a fault sets the TXDx input to low level permanently. The device recovers when a high level is detected on TXDx (Refer to [Figure 7](#)).

6.2.3 CAN Current Limitation

The current flowing in and out of the CANHx and CANLx driver is limited to a maximum of 100 mA, in case of a short-circuit (parameter for I_{LIM1}).

6.2.4 CAN Overtemperature

If the driver temperature exceeds T_{SD} , the driver turns off to protect the device. A hysteresis is implemented in this protection feature. The device overtemperature and recovery conditions are shown in [Figure 10](#). The driver remains disabled until the temperature has fallen below the OT threshold minus the hysteresis and a TXD high to low transition is detected. Since both CAN interfaces are fully independent, each driver requires a high to low transition of its own TXDx pin to re-enable the CAN driver.



Event 1: overtemperature detection. CAN driver disabled.

Event 2: temperature falls below "overtemperature. threshold minus hysteresis" => CAN driver remains disabled.

Event 3: temperature below "overtemperature. threshold minus hysteresis" and TxD high to low transition => CAN driver enabled.

Event 4: temperature above "overtemperature. threshold minus hysteresis" and TxD high to low transition => CAN driver remains disabled.

Figure 10. Overtemperature Behavior

6.2.5 V_{DD} and V_{IO} Supply Voltage Monitoring

The device monitors the V_{DD} and V_{IO} supply inputs.

The device is set in Standby mode if V_{DD} falls below V_{DD_UV} ([VDD_UV](#)). This ensures a predictable behavior due to the loss of V_{DD} . CAN drivers, receiver, or bus biasing cannot operate any longer. In this case, the bus wake-up is available as V_{IO} remains active.

If V_{IO} falls below V_{IO_UV} ([VIO_UV](#)), the device is set to an unpowered condition. This ensures a predictable behavior due to the loss of V_{IO} . CAN drivers, receivers, or bus biasing cannot operate any longer. This sets the bus in high-impedance and in ideal passive condition.

6.2.6 Bus Dominant State Behavior in Standby Mode

When the CAN interface is in Standby mode, a bus dominant condition due to a short-circuit or a fault in any of the CAN nodes, does not generate a permanent wake-up event, since the specific wake-up sequence and timeout protect the device from waking-up with an unwanted event.

6.3 Device Operation Summary

The following table summarizes the CAN interface operation and the state of the input/output pins, depending on the operating mode and power supply conditions.

STANDBY and NORMAL MODES

MODE	Description	V _{DD} Range	V _{IO} Range	STBx	TXDx	RXDx	CANx	Wake-up
Normal	Nominal supply and normal mode	from 4.5 V to 5.5 V	from 2.8 V to 5.5 V	Low	TXD High => bus recessive TXD Low => bus dominant	Report CAN state (bus recessive => RXD high, bus dominant => RXD low).	CANH and CANL drivers controlled by TXD input. Differential receiver reports the bus state on RXD pin. Biasing circuitry provides approx 2.5 V in recessive state.	Disabled
Standby	Nominal supply and standby mode	from 0.0 V to 5.5 V	from 2.8 V to 5.5 V	High or floating	No effect. on CAN bus.	Report bus wake up via toggling mechanism.	CAN driver and differential receiver disabled. Bus biased to GND via internal R _{IN} resistors.	Enabled

UNDERVOLTAGE and LOSS OF POWER CONDITIONS

Standby due to V _{DD} loss	Device in standby mode due to loss of V _{DD} (V _{DD} falls below V _{DD UV})	from 0.0 to V _{DD UV} . (10)	from 2.8 V to 5.5 V (11)	X (9)	X	Report bus wake up via toggling mechanism.	CAN driver and differential receiver disabled. Bus biased to GND via internal R _{IN} resistors.	Enabled
Unpowered due to V _{IO} loss	Device in unpowered state due to low V _{IO} . CAN bus high-impedance.	(10)	from 0.0 V to V _{IO UV}	X	X	Pulled up to V _{IO} down to V _{IO} approx = 1.5 V, then released.	CAN driver and differential receiver disabled. High-impedance, with ideal passive behavior.	Not available.

Notes

9. STBx pin has no effect. CANx Interface enters in Standby mode.
10. V_{DD} consumption < 10 uA down to V_{DD} approx 1.5 V.
11. V_{IO} consumption < 10 uA down to V_{IO} approx 1.5 V. If STB is high or floating.

7 Typical Applications

7.1 Application Diagrams




Figure 11. Single Supply Typical Application Schematic




Figure 12. Dual Supply Typical Application Schematic




Figure 13. Example of Bus Termination Options


8 Packaging

8.1 Package Mechanical Dimensions

Package dimensions are provided in package drawings. To find the most current package outline drawing, go to www.freescale.com and perform a keyword search for the drawing's document number.

Table 8. Packaging Information

Package	Suffix	Package Outline Drawing Number
14-Pin SOICN	EF	98ASB42565B



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE
TITLE: 14LD SOIC N/B, 1.27 PITCH CASE-OUTLINE	DOCUMENT NO: 98ASB42565B	REV: J
	CASE NUMBER: 751A-04	04 DEC 2007
	STANDARD: JECDEC MS-012AB	

NOTES:

1. DIMENSIONS ARE IN MILLIMETERS.
2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
3. DATUMS A AND B TO BE DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY. DATUM T IS A SURFACE.
4. THIS DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS. MOLD FLASH, PROTRUSION OR GATE BURRS SHALL NOT EXCEED 0.15 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
5. THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 TOTOAL IN EXCESS OF THE LEAD WIDTH AT MAXIMUM MATERIAL CONDITION.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE	
TITLE: 14LD SOIC N/B, 1.27 PITCH CASE-OUTLINE	DOCUMENT NO: 98ASB42565B	REV: J	
	CASE NUMBER: 751A-04	04 DEC 2007	
	STANDARD: JECDEC MS-012AB		

9 Revision History

Revision	Date	Description of Changes
1.0	6/2014	Initial release
2.0	11/2014	Data adjusted to match latest silicon
3.0	1/2015	Changed ordering information from PC to MC
4.0	4/2015	- Added information for dual speed (up to 1 Mbit/s) - Added V_{REC_SM1} & V_{REC_SM2} (CANH, CANL recessive voltage, sleep mode) to Table 5 - Added driver symmetry V_{SYM1} & V_{SYM2} to Table 5 - Updated I_{IN_UPWR1} & I_{IN_UPWR2} in Table 5

How to Reach Us:

Home Page:
freescale.com

Web Support:
freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. SMARTMOS is a trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2015 Freescale Semiconductor, Inc.

Document Number: CM0902
Rev. 4.0
4/2015