


7/8-Bit Single, +36V ($\pm18V$) Digital POT with I^2C^{TM} Serial Interface and Volatile Memory

Features:

- · High-Voltage Analog Support:
 - +36V Terminal Voltage Range (DGND = V-)
 - ±18V Terminal Voltage Range (DGND = V- + 18V)
- · Wide Operating Voltage:
 - Analog: 10V to 36V (specified performance)
 - Digital: 2.7V to 5.5V
 - 1.8V to 5.5V $(V_L \ge V + 2.7V)$
- · Single-Resistor Network
- · Resistor Network Resolution
 - 7-bit: 127 Resistors (128 Taps)
 - 8-bit: 255 Resistors (256 Taps)
- RAB Resistance Options:
 - $\ 5 \ k\Omega \qquad \ 10 \ k\Omega$
 - $50 \text{ k}\Omega$ $100 \text{ k}\Omega$
- High Terminal/Wiper Current (I_W) Support:
 - 25 mA (for 5 kΩ)
 - 12.5 mA (for 10 kΩ)
 - 6.5 mA (for 50 $k\Omega$ and 100 $k\Omega)$
- · Zero-Scale to Full-Scale Wiper Operation
- Low Wiper Resistance: 75 Ω (typical)
- · Low Tempco:
 - Absolute (Rheostat): 50 ppm typical (0°C to +70°C)
 - Ratiometric (Potentiometer): 15 ppm typical
- I²C Serial Interface:
 - 100 kHz, 400 kHz, 1.7 MHz, and 3.4 MHz support
- · Resistor Network Terminal Disconnect Via:
 - Shutdown Pin (SHDN)
 - Terminal Control (TCON) Register
- Write Latch (WLAT) Pin to Control Update of Volatile Wiper Register (such as Zero Crossing)
- Power-On Reset/Brown-Out Reset for Both:
 - Digital supply (V_I /DGND); 1.5V typical
 - Analog supply (V+/V-); 3.5V typical
- Serial Interface Inactive Current (3 µA typical)
- 500 kHz Typical Bandwidth (-4 dB) Operation (5.0 kΩ Device)
- Extended Temperature Range (-40°C to +125°C)
- Package Types: TSSOP-14 and QFN-20 (5x5)

Package Types (Top View)




Description:

The MCP45HVX1 family of devices have dual power rails (analog and digital). The analog power rail allows high voltage on the resistor network terminal pins. The analog voltage range is determined by the V+ and V–voltages. The maximum analog voltage is +36V, while the operating analog output minimum specifications are specified from either 10V or 20V. As the analog supply voltage becomes smaller, the analog switch resistances increase, which affect certain performance specifications. The system can be implemented as dual rail (±18V) relative to the digital logic ground (DGND).

The device also has a Write Latch (\overline{WLAT}) function, which will inhibit the volatile Wiper register from being updated (latched) with the received data, until the \overline{WLAT} pin is Low. This allows the application to specify a condition where the volatile Wiper register is updated (such as zero crossing).

Device Block Diagram



Device Features

Device	POTs	Wiper	trol face	Wiper ting	Resistance (T		Number of:		Specified Operating Range	
Device	# of I	Configuration	Control Interface	POR Sett	R_{AB} Options ($k\Omega$)	Wiper- R _W (Ω)	Rs	Taps	V _L ⁽²⁾	V+ ⁽³⁾
MCP45HV31	1	Potentiometer (1)	I ² C™	3Fh	5.0, 10.0, 50.0, 100.0	75	127	128	1.8V to 5.5V	10V ⁽⁴⁾ to 36V
MCP45HV51	1	Potentiometer (1)	I ² C	7Fh	5.0, 10.0, 50.0, 100.0	75	255	256	1.8V to 5.5V	10V ⁽⁴⁾ to 36V
MCP41HV31 ⁽⁵⁾	1	Potentiometer	SPI	3Fh	5.0, 10.0, 50.0, 100.0	75	127	128	1.8V to 5.5V	10V ⁽⁴⁾ to 36V
MCP41HV51 ⁽⁵⁾	1	Potentiometer (5)	SPI	7Fh	5.0, 10.0, 50.0, 100.0	75	255	256	1.8V to 5.5V	10V ⁽⁴⁾ to 36V

- Note 1: Floating either terminal (A or B) allows the device to be used as a Rheostat (variable resistor).
 - 2: This is relative to the DGND signal. There is a separate requirement for the V+/V- voltages. $V_1 \ge V- + 2.7V$.
 - 3: Relative to V-, the V_L and DGND signals must be between (inclusive) V- and V+.
 - **4:** Analog operation will continue while the V+ voltage is above the device's analog Power-On Reset (POR)/ Brown-out Reset (BOR) voltage. Operational characteristics may exceed specified limits while the V+ voltage is below the specified minimum voltage.
 - 5: For additional information on these devices, refer to DS20005207.

1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

_ ,	
Voltage on V- with respect to DGND	DGND + 0.6V to -40.0V
Voltage on V+ with respect to DGND	DGND - 0.3V to 40.0V
Voltage on V+ with respect to V-	DGND - 0.3V to 40.0V
Voltage on V _L with respect to V+	0.6V to -40.0V
Voltage on V _L with respect to V-	0.6V to +40.0V
Voltage on V _L with respect to DGND	0.6V to +7.0V
Voltage on SCL, SDA, A0, A1, WLAT, and SHDN with respect to DGND	0.6V to V _L + 0.6V
Voltage on all other pins (PxA, PxW, and PxB) with respect to V	0.3V to V+ + 0.3V
Input clamp current, I_{IK} ($V_I < 0$, $V_I > V_L$, $V_I > V_{PP}$ on HV pins)	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_L$)	±20 mA
Maximum current out of DGND pin	
Maximum current into V ₁ pin	100 mA
Maximum current out of V- pin	100 mA
Maximum current into V+ pin	100 mA
Maximum current into PxA, PxW, and PxB pins (Continuous) $R_{AB} = 5 \text{ k}\Omega$ $R_{AB} = 10 \text{ k}\Omega$ $R_{AB} = 50 \text{ k}\Omega$ $R_{AB} = 100 \text{ k}\Omega$	±12.5 mA
Maximum current into PxA, PxW, and PxB pins (Pulsed)	
F _{PULSE} > 10 kHz F _{PULSE} ≤ 10 kHz	
Maximum output current sunk by any Output pin	25 mA
Maximum output current sourced by any Output pin	25 mA
Package Power Dissipation (T _A = + 50°C, T _J = +150°C) TSSOP-14	
Soldering temperature of leads (10 seconds)	
ESD protection on all pins Human Body Model (HBM) Machine Model (MM)	≥ ±5 kV
Maximum Junction Temperature (T _J)	
Storage temperature	

† Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

AC/DC CHARACTERISTICS

DC Characteristics		Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$ (extended) All parameters apply across the specified operating ranges unless noted. V+ = 10V to 36V (referenced to V-); V+ = +5V to +18V and V- = -5.0V to -18V (referenced to DGND -> $\pm 5\text{V}$ to $\pm 18\text{V}$), $V_{\text{L}} = +2.7\text{V}$ to 5.5V , $5 \text{ k}\Omega$, $10 \text{ k}\Omega$, $50 \text{ k}\Omega$, $100 \text{ k}\Omega$ devices. Typical specifications represent values for $V_{\text{L}} = 5.5\text{V}$, $T_{\text{A}} = +25^{\circ}\text{C}$.							
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions			
Digital Positive	V_L	2.7	_	5.5	V	With respect to DGND (Note 4)			
Supply Voltage (V _L)		1.8		5.5	V	V _L ≥ V- + 2.7V (Note 1, Note 4)			
		_	_	0	V	With respect to V+			
Analog Positive Supply Voltage (V+)	V+	V _L ⁽¹⁶⁾		36.0	V	With respect to V- (Note 4)			
Digital Ground Voltage (DGND)	V_{DGND}	V-		V+ - V _L	V	With respect to V- (Note 4, Note 5)			
Analog Negative Supply Voltage (V-)	V-	-36.0 + V _L		0	V	With respect to DGND and with $V_L = 1.8V$			
Resistor Network Supply Voltage	V_{RN}	_	_	36.0	V	Delta voltage between V+ and V- (Note 4)			
V _L Start Voltage to ensure Wiper Reset	V_{DPOR}	_	_	1.8	V	With respect to DGND, V+ > 6.0V RAM retention voltage (V _{RAM}) < V _{DBOR}			
V+ Voltage to ensure Wiper Reset	V _{APOR}	_	_	6.0	V	With respect to V-, V _L = 0V RAM retention voltage (V _{RAM}) < V _{BOR}			
Digital to Analog Level Shifter Operational Voltage	V _{LS}	_	_	2.3	V	V _L to V- voltage. DGND = V-			
Power Rail Voltages during Power-Up (Note 1)	V _{LPOR}	_		5.5	V	Digital Powers (V_L /DGND) up 1st: V+ and V- floating or as V+/V- powers-up (V+ must be \geq to DGND) (Note 18)			
	V+ _{POR}	— — 36 V Analog Powers (V+/V-) up 1st: V _L and DGND floating or as V _L /DGND powers-up (DGND must be between V- and V+) (Note 18)							
V _L Rise Rate to ensure Power-On Reset	V_{LRR}	(1	Note 6)	V/ms	With respect to DGND			

- Note 1: This specification by design.
- Note 4: V+ voltage is dependent on V- voltage. The maximum delta voltage between V+ and V- is 36V. The digital logic DGND potential can be anywhere between V+ and V-, the V_L potential must be >= DGND and <= V+.
- Note 5: Minimum value determined by maximum V- to V+ potential equals 36V and minimum $V_L = 1.8V$ for operation. So 36V 1.8V = 34.2V.
- Note 6: POR/BOR is not rate dependent.
- Note 16: For specified analog performance, V+ must be 20V or greater (unless otherwise noted).
- Note 18: During the power-up sequence, to ensure expected analog POR operation, the two power systems (analog and digital) should have a common reference to ensure that the driven DGND voltage is not at a higher potential than the driven V+ voltage.

Doromotoro	Cum	Min	T	Max	Heite	Conditions	
DC Characteristic		V+ = +5 V _L = +2	.7V to 5.5V,	and V- = -5 5 k Ω , 10 k	5.0V to -18 Ω, 50 kΩ,	BV (referenced to DGND -> ±5V to ±18V), 100 kΩ devices. for V_L = 5.5V, T_A = +25°C.	
		Operatii	ng Temperat	ure	–40°C ≤ 1	T _A ≤ +125°C (extended) [*] ed operating ranges unless noted.	
		Standa	d Operating	g Condition	ons (unle	ss otherwise specified)	

		71	· · · · · · · · · · · · · · · · · · ·										
Parameters	Sym.	Min.	Тур.	Max.	Units		Conditions						
Delay after device exits the Reset state (V _L > V _{BOR})	T _{BORD}	1	10	20	μs								
Supply Current (Note 7)	I _{DDD}	— 45		650	μA	Serial Interfact Write all 0's to V _L = 5.5V, F _{SO} V- = DGND	Volatile Wiper 0 (address 0h)						
			4	7	μA	Serial Interfact V _L = 5.5V, SC V- = DGND	e Inactive, L = V _{IH} , Wiper = 0,						
	I _{DDA}	_	_	5	μA	Current V+ to DGND = V- +(V-, PxA = PxB = PxW, (V+/2)						
Resistance	R _{AB}	4.0	5	6.0	kΩ	-502 devices,	V+/V- = 10V to 36V						
(± 20%) (Note 8)		8.0	10	12.0	kΩ	-103 devices,	V+/V- = 10V to 36V						
		40.0	50	60.0	kΩ	-503 devices,	V+/V- = 10V to 36V						
		80.0	100	120.0	kΩ	-104 devices,	V+/V- = 10V to 36V						
R _{AB} Current	I _{AB}		_	9.00	mA	-502 devices	36V / R _{AB(MIN)} ,						
		_	_	4.50	mA	-103 devices	V- = -18V, V+ = +18V,						
		_	_	0.90	mA	-503 devices	(Note 9)						
		_	_	0.45	mA	-104 devices							
Resolution	N		256		Taps	8-bit	No Missing Codes						
			128		Taps	7-bit	No Missing Codes						
Step Resistance			_	Ω	8-bit	Note 1							
(see Appendix B.4)		_	R _{AB} /(127)	_	Ω	7-bit	Note 1						

Note 1: This specification by design.

Note 7: Supply current (IDDD and IDDA) is independent of current through the resistor network.

Note 8: Resistance (RAB) is defined as the resistance between Terminal A to Terminal B.

Note 9: Ensured by the R_{AB} specification and Ohm's Law.

DC Characteristics		Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \leq T_{A} \leq +125^{\circ}\text{C}$ (extended) All parameters apply across the specified operating ranges unless noted. V+ = 10V to 36V (referenced to V-); V+ = +5V to +18V and V- = -5.0V to -18V (referenced to DGND -> $\pm 5\text{V}$ to $\pm 18\text{V}$), V_{L} = +2.7V to 5.5V, 5 k Ω , 10 k Ω , 50 k Ω , 100 k Ω devices. Typical specifications represent values for V_{L} = 5.5V, T_{A} = +25 $^{\circ}\text{C}$.							
Parameters	Sym.	Min.							
Wiper Resistance (see Appendix B.5)	R _W	_	75	170	Ω	I _W = 1 mA	V+ = +18V, V- = -18V, code = 00h, PxA = floating, PxB = V		
		_	145	200	Ω	I _W = 1 mA	V+ = +5.0V, V- = -5.0V, code = 00h, PxA = floating, PxB = V (Note 2)		
Nominal Resistance	$\Delta R_{AB}/\Delta T$	_	50	_	ppm/°C	$T_A = -40^{\circ}C$ to	+85°C		
Tempco (see Appendix B.23)		_	100	_	ppm/°C	$T_A = -40^{\circ}C$ to	+125°C		
Ratiometeric Tempco (see Appendix B.22)	$\Delta V_{BW}/\Delta T$	_	15	_	ppm/°C	Code = Mid s	cale (7Fh or 3Fh)		
Resistor Terminal Input Voltage Range (Terminals A, B and W)	$V_{A,}V_{W,}V_{B}$	V-	_	V+	V	Note 1, Note	11		
Current through	I _T , I _W		_	25	mA	-502 devices	$I_{BW(W \neq ZS)}$ and $I_{AW(W \neq FS)}$		
Terminals				12.5	mA	-103 devices			
(A, B, and Wiper) (Note 1)		_	_	6.5	mA	-503 devices	$I_{BW(W \neq ZS)}$ and $I_{AW(W \neq FS)}$		
(_	_	6.5	mA	-104 devices	$I_{BW(W \neq ZS)}$ and $I_{AW(W \neq FS)}$		
		_	_	36	mA	$I_{BW(W = ZS)}$, or	I _{AW(W = FS)}		
Leakage current into A, W or B	I _{TL}	_	5	_	nA	A = W = B = \	V -		

Note 1: This specification by design.

Note 2: This parameter is not tested, but specified by characterization.

Note 11: Resistor terminals A, W and B's polarity with respect to each other is not restricted.

				erating (nperatur				erwise specified) 25°C (extended)			
DC Characteristics		All parameters apply across the specified operating ranges unless noted. V+ = 10V to 36V (referenced to V-); V+ = +5V to +18V and V- = -5.0V to -18V (referenced to DGND -> \pm 5V to \pm 18 V _L = +2.7V to 5.5V, 5 k Ω , 10 k Ω , 50 k Ω , 100 k Ω devices. Typical specifications represent values for V _L = 5.5V, T _A = +25°C.									
Parameters	Sym.	Min.	Тур.	Max.	Units			Conditions			
Full Scale Error	V_{WFSE}	-10.5	_	_	LSb	5 kΩ		V _{AB} = 20V to 36V			
(Potentiometer) (8-bit code = FFh,		-8.5	_	_	LSb		8-bit	$V_{AB} = 20V \text{ to } 36V$ -40°C \le T_A \le +85°C (Note 2)			
7-bit code = 7Fh) (Note 10, Note 17)		-14.0	_	_	LSb			V _{AB} = 10V to 36V			
$(V_A = V_+, V_B = V)$		-5.5	_	_	LSb			V _{AB} = 20V to 36V			
(see Appendix B.10)		-4.5	_	_	LSb		7-bit	$V_{AB} = 20V \text{ to } 36V$ -40°C \le T _A \le +85°C (Note 2)			
		-7.5	_	_	LSb			V _{AB} = 10V to 36V			
		-4.5	_	_	LSb	10 kΩ	8-bit	V _{AB} = 20V to 36V			
		-6.0	_		LSb		O Dit	V _{AB} = 10V to 36V			
		-2.65		_	LSb			V _{AB} = 20V to 36V			
		-2.25	_	_	LSb		7-bit	$V_{AB} = 20V \text{ to } 36V$ -40°C \le T_A \le +85°C (Note 2)			
		-3.5	_	_	LSb			V _{AB} = 10V to 36V			
		-1.0		_	LSb	50 kΩ	8-bit	V _{AB} = 20V to 36V			
		-1.4	_	_	LSb		O Dit	V _{AB} = 10V to 36V			
		-1.0			LSb		7-bit	V _{AB} = 20V to 36V			
		-1.2	_	_	LSb		7 510	V _{AB} = 10V to 36V			
		-0.7	_	_	LSb	100 kΩ	8-bit	V _{AB} = 20V to 36V			
		-0.95	_	_	LSb			V _{AB} = 10V to 36V			
		-0.85	_	_	LSb		7-bit	V _{AB} = 20V to 36V			
		-0.975	_	_	LSb			V _{AB} = 10V to 36V			

Note 2: This parameter is not tested, but specified by characterization.

Note 10: Measured at V_W with $V_A = V_{and} V_B = V_{-1}$

Note 17: Analog switch leakage affects this specification. Higher temperatures increase the switch leakage.

			-	_				Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +125^{\circ}\text{C}$ (extended)												
DC Characteristics		V+ = 10 V+ = +5 V _L = +2	All parameters apply across the specified operating ranges unless noted. V+ = 10V to 36V (referenced to V-); V+ = +5V to +18V and V- = -5.0V to -18V (referenced to DGND -> \pm 5V to \pm 18V), V _L = +2.7V to 5.5V, 5 k Ω , 10 k Ω , 50 k Ω , 100 k Ω devices. Typical specifications represent values for V _L = 5.5V, T _A = +25°C.																	
Parameters	Sym.	Min.	Тур.	Max.	Units			Conditions												
Zero Scale Error	V _{WZSE}	_	_	+9.5	LSb	5 kΩ		V _{AB} = 20V to 36V												
(Potentiometer) (8-bit code = 00h,		_	_	+8.5	LSb		8-bit	$V_{AB} = 20V \text{ to } 36V$ -40°C \le T_A \le +85°C (Note 2)												
7-bit code = 00h) (Note 10, Note 17)		_	_	+14.5	LSb			V _{AB} = 10V to 36V												
$(V_A = V_+, V_B = V)$		_	_	+4.5	LSb		7-bit	V _{AB} = 20V to 36V												
(see Appendix		_		+7.0	LSb		7-010	V _{AB} = 10V to 36V												
B.11)				_	+4.25	LSb	10 kΩ	8-bit	V _{AB} = 20V to 36V											
		_	_	+6.5	LSb		O Dit	V _{AB} = 10V to 36V												
			_	+2.125	LSb		7-bit	V _{AB} = 20V to 36V												
		_	_	+3.25	LSb		7 510	V _{AB} = 10V to 36V												
			_	+0.9	LSb	50 kΩ	8-bit	V _{AB} = 20V to 36V												
		_	_	+1.3	LSb		0-bit	V _{AB} = 10V to 36V												
			_	+0.5	LSb		7-bit	V _{AB} = 20V to 36V												
										-			-	_	_	+0.7	LSb		7-010	V _{AB} = 10V to 36V
			_	+0.6	LSb	100 kΩ	8-bit	V _{AB} = 20V to 36V												
		_	_	+0.95	LSb		John	V _{AB} = 10V to 36V												
			_	+0.3	LSb		7-bit	V _{AB} = 20V to 36V												
		_	_	+0.475	LSb		, Dit	V _{AB} = 10V to 36V												

Note 2: This parameter is not tested, but specified by characterization.

Note 10: Measured at V_W with $V_A = V_{and} V_B = V_{-1}$

Note 17: Analog switch leakage affects this specification. Higher temperatures increase the switch leakage.

		Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le T_{\text{A}} \le +125^{\circ}\text{C}$ (extended)										
DC Characteristics	6	All parameters apply across the specified operating ranges unless noted. V+ = 10V to 36V (referenced to V-); V+ = +5V to +18V and V- = -5.0V to -18V (referenced to DGND -> \pm 5V to \pm 18V), V _L = +2.7V to 5.5V, 5 k Ω , 10 k Ω , 50 k Ω , 100 k Ω devices. Typical specifications represent values for V _L = 5.5V, T _A = +25°C.										
Parameters	Sym.	Min.	Тур.	Max.	Units		Conditions					
Potentiometer	P-INL	-1	±0.5	+1	LSb	5 kΩ	8-bit	V _{AB} = 10V to 36V				
Integral		-0.5	±0.25	+0.5	LSb		7-bit	V _{AB} = 10V to 36V				
Nonlinearity (Note 10,		-1	±0.5	+1	LSb	10 kΩ	8-bit	V _{AB} = 10V to 36V				
Note 17)		-0.5	±0.25	+0.5	LSb		7-bit	V _{AB} = 10V to 36V				
(see Appendix		-1.1	±0.5	+1.1	LSb	50 kΩ	8-bit	V _{AB} = 10V to 36V				
B.12)		-1	±0.5	+1	LSb			V _{AB} = 20V to 36V, (Note 2)				
		-1	±0.5	+1	LSb			$V_{AB} = 10V \text{ to } 36V,$ -40°C \le T_A \le +85°C (Note 2)				
		-0.6	±0.25	+0.6	LSb		7-bit	V _{AB} = 10V to 36V				
		-1.85	±0.5	+1.85	LSb	100 kΩ	8-bit	V _{AB} = 10V to 36V				
		-1.2	±0.5	+1.2	LSb			V _{AB} = 20V to 36V, (Note 2)				
		-1	±0.5	+1	LSb			$V_{AB} = 10V \text{ to } 36V,$ -40°C \le T_A \le +85°C (Note 2)				
		-1	±0.5	+1	LSb		7-bit	V _{AB} = 10V to 36V				
Potentiometer	P-DNL	-0.7	±0.25	+0.7	LSb	5 kΩ	8-bit	V _{AB} = 10V to 36V				
Differential Nonlinearity		-0.5	±0.25	+0.5	LSb			V _{AB} = 20V to 36V (Note 2)				
(Note 10,		-0.25	±0.125	+0.25	LSb		7-bit	V _{AB} = 10V to 36V				
Note 17)		-0.375	±0.125	+0.375	LSb	10 kΩ	8-bit	V _{AB} = 10V to 36V				
(see Appendix		-0.25	±0.1	+0.25	LSb		7-bit	V _{AB} = 10V to 36V				
B.13)		-0.25	±0.125	+0.25	LSb	50 kΩ	8-bit	V _{AB} = 10V to 36V				
		-0.125	±0.1	+0.125	LSb		7-bit	V _{AB} = 10V to 36V				
		-0.25	±0.125	+0.25	LSb	100 kΩ	8-bit	V _{AB} = 10V to 36V				
		-0.125	±0.1	+0.125	LSb		7-bit	V _{AB} = 10V to 36V				

Note 2: This parameter is not tested, but specified by characterization.

Note 10: Measured at V_W with $V_A = V_{and} V_B = V_{-1}$

Note 17: Analog switch leakage affects this specification. Higher temperatures increase the switch leakage.

DC Characteristics		Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$ (extended) All parameters apply across the specified operating ranges unless noted. V+ = 10V to 36V (referenced to V-); V+ = +5V to +18V and V- = -5.0V to -18V (referenced to DGND -> $\pm 5\text{V}$ to $\pm 18\text{V}$ V _L = +2.7V to 5.5V, 5 k Ω , 10 k Ω , 50 k Ω , 100 k Ω devices. Typical specifications represent values for V _L = 5.5V, T _A = +25°C.							
Parameters	Sym.	Min.	Тур.	Max.	Units		(Conditions	
Bandwidth -3 dB	BW		480		kHz	5 kΩ	8-bit	Code = 7Fh	
(load = 30 pF)		_	480		kHz		7-bit	Code = 3Fh	
		_	240		kHz	10 kΩ 50 kΩ	8-bit	Code = 7Fh	
		_	240	_	kHz		7-bit	Code = 3Fh	
		_	48	_	kHz		8-bit	Code = 7Fh	
		_	48	_	kHz		7-bit	Code = 3Fh	
		_	24	_	kHz	100 kΩ	8-bit	Code = 7Fh	
		_	24	_	kHz		7-bit	Code = 3Fh	
V _W Settling Time (V _A = 10V, V _B = 0V,	t _S	_	1	_	μs	5 kΩ		= 00h -> FFh (7Fh); 7Fh) -> 00h	
±1LSb error band, C _L = 50 pF)		_	1	_	μs	10 kΩ		= 00h -> FFh (7Fh); 7Fh) -> 00h	
(see Appendix B.17)		_	2.5	_	μs	50 kΩ		= 00h -> FFh (7Fh); 7Fh) -> 00h	
		_	5	_	μs	100 kΩ		= 00h -> FFh (7Fh); 7Fh) -> 00h	

		Standard Operating						wise specified) °C (extended)			
DC Characteristics		All parameters apply across the specified operating ranges unless noted. V+ = 10V to 36V (referenced to V-); V+ = +5V to +18V and V- = -5.0V to -18V (referenced to DGND -> \pm 5V to \pm 18V), V _L = +2.7V to 5.5V, 5 k Ω , 10 k Ω , 50 k Ω , 100 k Ω devices. Typical specifications represent values for V _L = 5.5V, T _A = +25°C.									
Parameters	Sym.	Min.	Тур.	Max.	Units			Conditions			
Rheostat Integral	R-INL	-2.0.	_	+2.0	LSb	5 kΩ	8-bit	I _W = 6.0 mA, (V+ - V-) = 36V (Note 2)			
Nonlinearity		-2.5	_	+2.5	LSb			I _W = 3.3 mA, (V+ - V-) = 20V (Note 2)			
(Note 12, Note 13, Note 14, Note 17)		-4.5	_	+4.5	LSb			I _W = 1.7 mA, (V+ - V-) = 10V			
(see Appendix		-1.0	_	+1.0	LSb		7-bit	I _W = 6.0 mA, (V+ - V-) = 36V (Note 2)			
B.5)		-1.5	_	+1.5	LSb			$I_W = 3.3 \text{ mA}, (V+ - V-) = 20V \text{ (Note 2)}$			
		-2.0	_	+2.0	LSb			I _W = 1.7 mA, (V+ - V-) = 10V			
		-1.2	_	+1.2	LSb	10 kΩ	8-bit	I _W = 3.0 mA, (V+ - V-) = 36V (Note 2)			
		-1.75	_	+1.75	LSb			I _W = 1.7 mA, (V+ - V-) = 20V (Note 2)			
		-2.0	_	+2.0	LSb			I _W = 830 μA, (V+ - V-) = 10V			
		-0.6	_	+0.6	LSb		7-bit	I _W = 3.0 mA, (V+ - V-) = 36V (Note 2)			
		-0.8	_	+0.8	LSb			I _W = 1.7 mA, (V+ - V-) = 20V (Note 2)			
		-1.1	_	+1.1	LSb			I _W = 830 μA, (V+ - V-) = 10V			
		-1.0	_	+1.0	LSb	50 kΩ	8-bit	$I_W = 600 \mu A, (V + - V -) = 36V $ (Note 2)			
		-1.0	_	+1.0	LSb			$I_W = 330 \mu A, (V + - V -) = 20V (Note 2)$			
		-1.2	_	+1.2	LSb			I _W = 170 μA, (V+ - V-) = 10V			
		-0.5	_	+0.5	LSb		7-bit	$I_W = 600 \mu A, (V + - V -) = 36V $ (Note 2)			
		-0.5	_	+0.5	LSb			$I_W = 330 \mu A, (V + - V -) = 20V (Note 2)$			
		-0.6	_	+0.6	LSb			I _W = 170 μA, (V+ - V-) = 10V			
		-1.0	_	+1.0	LSb	100 kΩ	8-bit	$I_W = 300 \mu A, (V+ - V-) = 36V $ (Note 2)			
		-1.0	_	+1.0	LSb			$I_W = 170 \mu A, (V + - V -) = 20V (Note 2)$			
		-1.2	_	+1.2	LSb			I _W = 83 μA, (V+ - V-) = 10V			
		-0.5	_	+0.5	LSb		7-bit	$I_W = 300 \mu A, (V + - V -) = 36V $ (Note 2)			
		-0.5	_	+0.5	LSb			$I_W = 170 \mu A, (V + - V -) = 20V (Note 2)$			
		-0.6	_	+0.6	LSb			I _W = 83 μA, (V+ - V-) = 10V			

- Note 2: This parameter is not tested, but specified by characterization.
- Note 12: Nonlinearity is affected by wiper resistance (R_W), which changes significantly over voltage and temperature.
- Note 13: Externally connected to a Rheostat configuration (RBW), and then tested.
- Note 14: Wiper current (I_W) condition determined by R_{AB(max)} and Voltage Condition, the delta voltage between V+ and V- (voltages are 36V, 20V, and 10V).
- Note 17: Analog switch leakage affects this specification. Higher temperatures increase the switch leakage.

DC Characteristics	6	Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le T_{\text{A}} \le +125^{\circ}\text{C}$ (extended) All parameters apply across the specified operating ranges unless noted. V+ = 10V to 36V (referenced to V-); V+ = +5V to +18V and V- = -5.0V to -18V (referenced to DGND -> \pm 5V to \pm 18V), V _L = +2.7V to 5.5V, 5 k Ω , 10 k Ω , 50 k Ω , 100 k Ω devices. Typical specifications represent values for V _L = 5.5V, T_{A} = +25°C.									
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions					
Rheostat	R-DNL	-0.5	_	+0.5	LSb	5 kΩ	8-bit	$I_W = 6.0 \text{ mA}, (V + - V -) = 36V \text{ (Note 2)}$			
Differential		-0.5	_	+0.5	LSb			$I_W = 3.3 \text{ mA}, (V+ - V-) = 20V \text{ (Note 2)}$			
Nonlinearity (Note 12, Note 13,		-0.8	_	+0.8	LSb			I _W = 1.7 mA, (V+ - V-) = 10V			
Note 14, Note 17)		-0.25	_	+0.25	LSb		7-bit	$I_W = 6.0 \text{ mA}, (V+ - V-) = 36V \text{ (Note 2)}$			
(see Appendix		-0.25	_	+0.25	LSb			$I_W = 3.3 \text{ mA}, (V+ - V-) = 20V \text{ (Note 2)}$			
B.5)		-0.4	_	+0.4	LSb			I _W = 1.7 mA, (V+ - V-) = 10V			
		-0.5	_	+0.5	LSb	10 kΩ	8-bit	$I_W = 3.0 \text{ mA}, (V+ - V-) = 36V \text{ (Note 2)}$			
		-0.5	_	+0.5	LSb			I _W = 1.7 mA, (V+ - V-) = 20V (Note 2)			
		-0.5	_	+0.5	LSb			I _W = 830 μA, (V+ - V-) = 10V			
		-0.25	_	+0.25	LSb		7-bit	$I_W = 3.0 \text{ mA}, (V+ - V-) = 36V \text{ (Note 2)}$			
		-0.25	_	+0.25	LSb			I _W = 1.7 mA, (V+ - V-) = 20V (Note 2)			
		-0.25	_	+0.25	LSb			I _W = 830 μA, (V+ - V-) = 10V			
		-0.5	_	+0.5	LSb	50 kΩ	8-bit	$I_W = 600 \mu A, (V + - V -) = 36V $ (Note 2)			
		-0.5	_	+0.5	LSb			$I_W = 330 \mu A$, (V+ - V-) = 20V (Note 2)			
		-0.5	_	+0.5	LSb			I _W = 170 μA, (V+ - V-) = 10V			
		-0.25	_	+0.25	LSb		7-bit	$I_W = 600 \mu A, (V + - V -) = 36V $ (Note 2)			
		-0.25	_	+0.25	LSb			$I_W = 330 \mu A$, (V+ - V-) = 20V (Note 2)			
		-0.25	_	+0.25	LSb			I _W = 170 μA, (V+ - V-) = 10V			
		-0.5	_	+0.5	LSb	100 k	8-bit	$I_W = 300 \mu A, (V + - V -) = 36V $ (Note 2)			
		-0.5	_	+0.5	LSb	Ω		$I_W = 170 \mu A, (V + - V -) = 20V (Note 2)$			
		-0.5	_	+0.5	LSb			I _W = 83 μA, (V+ - V-) = 10V			
		-0.25	_	+0.25	LSb		7-bit	$I_W = 300 \mu A, (V + - V -) = 36V (Note 2)$			
		-0.25	_	+0.25	LSb			$I_W = 170 \mu A, (V + - V -) = 20V (Note 2)$			
		-0.25	_	+0.25	LSb			I _W = 83 μA, (V+ - V-) = 10V			

- Note 2: This parameter is not tested, but specified by characterization.
- Note 12: Nonlinearity is affected by wiper resistance (R_W), which changes significantly over voltage and temperature.
- Note 13: Externally connected to a Rheostat configuration (RBW), and then tested.
- Note 14: Wiper current (I_W) condition determined by $R_{AB(max)}$ and Voltage Condition, the delta voltage between V+ and V- (voltages are 36V, 20V, and 10V).
- Note 17: Analog switch leakage affects this specification. Higher temperatures increase the switch leakage.

DC Characteristics		Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \leq \text{T}_{A} \leq +125^{\circ}\text{C} \text{ (extended)}$ All parameters apply across the specified operating ranges unless noted. $V+=10V \text{ to } 36V \text{ (referenced to V-);}$ $V+=+5V \text{ to } +18V \text{ and } V-=-5.0V \text{ to } -18V \text{ (referenced to DGND } ->\pm5V \text{ to } \pm18V),}$ $V_{L}=+2.7V \text{ to } 5.5V, 5 \text{ k}\Omega, 10 \text{ k}\Omega, 50 \text{ k}\Omega, 100 \text{ k}\Omega \text{ devices.}}$ Typical specifications represent values for $V_{L}=5.5V, T_{A}=+25^{\circ}\text{C}.$						
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions		
Capacitance (P _A)	C _A	_	75	_	pF	Measured to V-, f =1 MHz, Wiper code = Mid Scale		
Capacitance (P _w)	C _W	_	120	_	pF	Measured to V-, f =1 MHz, Wiper code = Mid Scale		
Capacitance (P _B)	СВ	_	75	_	pF	Measured to V-, f =1 MHz, Wiper code = Mid Scale		
Common-Mode Leakage	I _{CM}	_	5	_	nA	$V_A = V_B = V_W$		
Digital Interface Pin Capacitance	C _{IN} , C _{OUT}	_	10	_	pF	f _C = 400 kHz		
Digital Inputs/Output	s (SDA,	SCL, A0, A1, S	HDN, WL	AT)				
Schmitt Trigger High- Input Threshold	V _{IH}	0.7 V _L	_	V _L + 0.3V	V	$1.8V \le V_L \le 5.5V$		
Schmitt Trigger Low- Input Threshold	V_{IL}	DGND - 0.5V	1	0.3 V _L	V			
Hysteresis of Schmitt Trigger Inputs	V _{HYS}	_	0.1 V _L	_	V			
Output Low	V _{OL}	DGND		0.2 V _L	V	V _L = 5.5V, I _{OL} = 5 mA		
Voltage (SDA)		DGND	_	0.2 V _L	V	V _L = 1.8V, I _{OL} = 800 μA		
Input Leakage Current	I _{IL}	-1		1	uA	$V_{IN} = V_L$ and $V_{IN} = DGND$		

			ird Opera ing Tempe				otherwise specified) +125°C (extended)	
DC Characteristics		All parameters apply across the specified operating ranges unless noted. V+ = 10V to 36V (referenced to V-); V+ = +5V to +18V and V- = -5.0V to -18V (referenced to DGND -> \pm 5V to \pm 18 V _L = +2.7V to 5.5V, 5 k Ω , 10 k Ω , 50 k Ω , 100 k Ω devices. Typical specifications represent values for V _L = 5.5V, T _A = +25°C.					ferenced to DGND -> \pm 5V to \pm 18V), Ω devices.	
Parameters	Sym.	Min.	Тур.	Max.	Units		Conditions	
RAM (Wiper, TCON) Va	lue							
Wiper Value Range	N	0h		FFh	hex	8-bit		
		0h		7Fh	hex	7-bit		
Wiper POR/BOR Value	$N_{POR/BOR}$		7Fh		hex	8-bit		
			3Fh		hex	7-bit		
TCON Value Range	N	0h	_	FFh	hex			
TCON POR/BOR Value	N_{TCON}		FF		hex	All Terminals connected		
Power Requirements								
Power Supply Sensitivity (see Appendix B.20)	PSS	_	0.0015	0.0035	%/%	8-bit	V _L = 2.7V to 5.5V, V+ = 18V, V- = -18V, Code = 7Fh	
		_	0.0015	0.0035	%/%	7-bit	V _L = 2.7V to 5.5V, V+ = 18V, V- = -18V, Code = 3Fh	
Power Dissipation	P _{DISS}	_	260	_	mW	5 kΩ	V _L = 5.5V, V+ = 18V, V- = -18V	
		_	130	_	mW	10 kΩ	(Note 15)	
		_	26	_	mW	50 kΩ		
			13		mW	100 kΩ		

Note 15: $P_{DISS} = I * V$, or $((I_{DDD} * 5.5V) + (I_{DDA} * 36V) + (I_{AB} * 36V))$.

DC Notes:

- 1. This specification by design.
- 2. This parameter is not tested, but specified by characterization.
- 3. See Absolute Maximum Ratings.
- 4. V+ voltage is dependent on V- voltage. The maximum delta voltage between V+ and V- is 36V. The digital logic DGND potential can be anywhere between V+ and V-, the V_I potential must be >= DGND and <= V+.
- 5. Minimum value determined by maximum V- to V+ potential equals 36V and minimum V_L = 1.8V for operation. So 36V 1.8V = 34.2V.
- 6. POR/BOR is not rate dependent.
- 7. Supply current (I_{DDD} and I_{DDA}) is independent of current through the resistor network.
- 8. Resistance (R_{AB}) is defined as the resistance between Terminal A to Terminal B.
- 9. Ensured by the R_{AB} specification and Ohm's Law.
- 10. Measured at V_W with $V_A = V +$ and $V_B = V -$.
- 11. Resistor terminals A, W and B's polarity with respect to each other is not restricted.
- 12. Nonlinearity is affected by wiper resistance (R_W), which changes significantly over voltage and temperature.
- 13. Externally connected to a Rheostat configuration (R_{BW}), and then tested.
- Wiper current (I_W) condition determined by R_{AB(max)} and Voltage Condition, the delta voltage between V+ and V-(voltages are 36V, 20V, and 10V).
- 15. $P_{DISS} = I * V$, or $((I_{DDD} * 5.5V) + (I_{DDA} * 36V) + (I_{AB} * 36V))$.
- 16. For specified analog performance, V+ must be 20V or greater (unless otherwise noted).
- 17. Analog switch leakage affects this specification. Higher temperatures increase the switch leakage.
- 18. During the power-up sequence, to ensure expected analog POR operation, the two power systems (analog and digital) should have a common reference to ensure that the driven DGND voltage is not at a higher potential than the driven V+ voltage.

1.1 Timing Waveforms and Requirements




FIGURE 1-1: Settling Time Waveforms.

TABLE 1-1: WIPER SETTLING TIMING

TABLE 1-1: WIPER SETTLING TIMING								
		Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$ (extended)						
Timing Characteristics All parameters apply across the specified operating ranges unless noted. V+ = 10V to 36V (referenced to V-); V+ = +5V to +18V and V- = -5.0V to -18V (referenced to DGND -> \pm 5V to \pm 18V), V _L = +2.7V to 5.5V, 5 kΩ, 10 kΩ, 50 kΩ, 100 kΩ devices. Typical specifications represent values for V _L = 5.5V, T _A = +25°C.						(referenced to DGND -> ±5V to ±18V), 00 kΩ devices.		
Parameters	Sym.	Min.	Тур.	Max.	Units		Conditions	
V _W Settling Time	t _S	_	1	_	μs	5 kΩ	Code = 00h -> FFh (7Fh); FFh (7Fh) -> 00h	
$(V_A = 10V, V_B = 0V,$		_	1	_	μs	10 kΩ	Code = 00h -> FFh (7Fh); FFh (7Fh) -> 00h	
\pm 1LSb error band, C ₁ = 50 pF)						Code = 00h -> FFh (7Fh); FFh (7Fh) -> 00h		
σ_ σσ ρ. γ		_	5		μs	100 kΩ	Code = 00h -> FFh (7Fh); FFh (7Fh) -> 00h	




FIGURE 1-2: I²C Bus Start/Stop Bits Timing Waveforms.

TABLE 1-2: I²C BUS START/STOP BITS AND WLAT REQUIREMENTS

I ² C™ AC Ch	aracteris	tics	Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ (Extended) $2.7V \le V_L \le 5.5V$; DGND = V- (Note 1)					
Param. No.	Symbol	Charac	cteristic	Min.	Max.	Units	Conditions	
	F _{SCL}		Standard mode	0	100	kHz	$C_b = 400 \text{ pF}, 1.8 \text{V} \le \text{V}_L \le 5.5 \text{V}$	
			Fast mode	0	400	kHz	$C_b = 400 \text{ pF}, 2.7 \text{V} \le \text{V}_L \le 5.5 \text{V}$	
			High Speed 1.7	0	1.7	MHz	$C_b = 400 \text{ pF}, 4.5 \text{V} \le \text{V}_L \le 5.5 \text{V}$	
			High Speed 3.4	0	3.4	MHz	$C_b = 100 \text{ pF}, 4.5 \text{V} \le V_L \le 5.5 \text{V}$	
D102	Cb	Bus capacitive	100 kHz mode		400	pF		
		loading	400 kHz mode		400	pF		
			1.7 MHz mode		400	pF		
			3.4 MHz mode		100	pF		
90	T _{SU:STA}	Start condition	100 kHz mode	4700	_	ns	Only relevant for repeated Start	
		Setup time	400 kHz mode	600	_	ns	condition	
			1.7 MHz mode	160	_	ns		
			3.4 MHz mode	160	_	ns		
91	T _{HD:STA}	Start condition	100 kHz mode	4000	_	ns	After this period the first clock	
		Hold time	400 kHz mode	600	_	ns	pulse is generated	
			1.7 MHz mode	160	_	ns		
			3.4 MHz mode	160	_	ns		
92	T _{SU:STO}	Stop condition	100 kHz mode	4000	_	ns		
		Setup time	400 kHz mode	600	_	ns		
			1.7 MHz mode	160	_	ns		
			3.4 MHz mode	160	_	ns		
93	T _{HD:STO}	Stop condition	100 kHz mode	4000	_	ns		
		Hold time	400 kHz mode	600	_	ns		
			1.7 MHz mode	160	_	ns		
			3.4 MHz mode	160	_	ns		
94	T _{WLSU}	bit) Setup time	WLAT ↑ to SCL↑ (write data ACK bit) Setup time		_	ns	Write Data delayed, Note 9	
95	T _{WLHD}	SCL ↑ to WLAT↑ bit) Hold time	(write data ACK	250	_	ns	Write Data delayed, Note 9	
96	T _{WLATL}	WLAT High or Lov	w Time	2	_	μs		

Note 1: Serial Interface has equal performance when DGND >= V- + 0.9V.

Note 9: The transition of the WLAT signal between 10 ns before the rising edge (Spec 94) and 200 ns after the rising edge (Spec 95) of the SCL signal is indeterminant if the Write Data is delayed or not.




FIGURE 1-3: I²C Bus Timing Waveforms.

TABLE 1-3: I²C BUS REQUIREMENTS (SLAVE MODE)

I ² C [™] AC Characteristics			Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ (Extended) $2.7\text{V} \le \text{V}_{\text{L}} \le 5.5\text{V}$; DGND = V- (Note 1)						
Param. No.	Symbol	Characteristic		Min.	Max.	Units	Conditions		
100	T _{HIGH}	Clock high time	100 kHz mode	4000	_	ns	1.8V-5.5V		
			400 kHz mode	600	_	ns	2.7V-5.5V		
			1.7 MHz mode	120	_	ns	4.5V-5.5V		
			3.4 MHz mode	60	_	ns	4.5V-5.5V		
101	T_{LOW}	Clock low time	100 kHz mode	4700	_	ns	1.8V-5.5V		
			400 kHz mode	1300	_	ns	2.7V-5.5V		
			1.7 MHz mode	320	_	ns	4.5V-5.5V		
			3.4 MHz mode	160	_	ns	4.5V-5.5V		
102A ⁽⁶⁾	T _{RSCL}	SCL rise time	100 kHz mode		1000	ns	Cb is specified to be from		
			400 kHz mode	20 + 0.1Cb	300	ns	10 to 400 pF (100 pF maximum for 3.4 MHz		
			1.7 MHz mode	20	80	ns	mode)		
			1.7 MHz mode	20	160	ns	After a Repeated Start condition or an Acknowledge bit		
			3.4 MHz mode	10	40	ns			
			3.4 MHz mode	10	80	ns	After a Repeated Start condition or an Acknowledge bit		
102B ⁽⁶⁾	T _{RSDA}	SDA rise time	100 kHz mode		1000	ns	Cb is specified to be from		
			400 kHz mode	20 + 0.1Cb	300	ns	10 to 400 pF (100 pF max		
			1.7 MHz mode	20	160	ns	for 3.4 MHz mode)		
			3.4 MHz mode	10	80	ns			

Note 1: Serial Interface has equal performance when DGND >= V- + 0.9V.

Note 6: Not tested.

TABLE 1-4: I²C BUS REQUIREMENTS (SLAVE MODE) (CONTINUED)

I ² C™ AC Ch	naracteris	stics	Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ (Extended) $2.7\text{V} \le \text{V}_{\text{L}} \le 5.5\text{V}$; DGND = V- (Note 1)						
Param. No.	Sym.	Characteristic		Min.	Max.	Units	Conditions		
103A ⁽⁵⁾	T _{FSCL}	SCL fall time	100 kHz mode	_	300	ns	Cb is specified to be from		
			400 kHz mode	20 + 0.1Cb	300	ns	10 to 400 pF (100 pF max for 3.4 MHz mode)		
			1.7 MHz mode	20	80	ns			
			3.4 MHz mode	10	40	ns			
103B ⁽⁵⁾	T_{FSDA}	SDA fall time	100 kHz mode	_	300	ns	Cb is specified to be from		
			400 kHz mode	20 + 0.1Cb (4)	300	ns	10 to 400 pF (100 pF max		
			1.7 MHz mode	20	160	ns	for 3.4 MHz mode)		
			3.4 MHz mode	10	80	ns			
106	T _{HD:DA}	Data input hold	100 kHz mode	0	_	ns	1.8V-5.5V, Note 7		
	Т	time	400 kHz mode	0	_	ns	2.7V-5.5V, Note 7		
			1.7 MHz mode	0	_	ns	4.5V-5.5V, Note 7		
			3.4 MHz mode	0	_	ns	4.5V-5.5V, Note 7		
107	T _{SU:DAT}	Data input	100 kHz mode	250	_	ns	Note 3		
	setup time	setup time	400 kHz mode	100	_	ns			
			1.7 MHz mode	10	_	ns			
			3.4 MHz mode	10	_	ns			
109	T _{AA}	Output valid	100 kHz mode	_	3450	ns	Note 2		
		from clock	400 kHz mode	_	900	ns			
			1.7 MHz mode	_	150	ns	Cb = 100 pF, Note 2, Note 8		
				_	310	ns	Cb = 400 pF, Note 2, Note 6		
			3.4 MHz mode	_	150	ns	Cb = 100 pF, Note 2		
110	T _{BUF}	Bus free time	100 kHz mode	4700	_	ns	Time the bus must be free		
			400 kHz mode	1300	_	ns	before a new transmission		
			1.7 MHz mode	N.A.	_	ns	can start		
			3.4 MHz mode	N.A.	_	ns			
	T _{SP}	Input filter spike	100 kHz mode	_	50	ns	NXP Spec states N.A.		
		suppression	400 kHz mode	_	50	ns			
		(SDA and SCL)	1.7 MHz mode	_	10	ns	Spike suppression		
			3.4 MHz mode	_	10	ns	Spike suppression		

Note 1: Serial Interface has equal performance when DGND >= V- + 0.9V.

Note 2: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

Note 3: A fast-mode (400 kHz) I^2C bus device can be used in a standard mode (100 kHz) I^2C bus system, but the requirement $t_{SU;DAT} >= 250$ ns must then be met. This will automatically be the case if the device does not stretch the Low period of the SCL signal. If such a device does stretch the Low period of the SCL signal, it must output the next data bit to the SDA line T_R max.+ $t_{SU;DAT} = 1000 + 250 = 1250$ ns (according to the standard mode I^2C bus specification) before the SCL line is released.

Note 6: Not tested.

Note 8:

Note 7: A master transmitter must provide a delay to ensure that difference between SDA and SCL fall times do not unintentionally create a Start or Stop condition.

Ensured by the T_{AA} 3.4 MHz specification test.

Timing Table Notes:

- 1. Serial Interface has equal performance when DGND >= V- + 0.9V.
- 2. As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
- 3. A fast-mode (400 kHz) I²C bus device can be used in a standard mode (100 kHz) I²C bus system, but the requirement t_{SU;DAT} >= 250 ns must then be met. This will automatically be the case if the device does not stretch the Low period of the SCL signal. If such a device does stretch the Low period of the SCL signal, it must output the next data bit to the SDA line
 - T_R max.+ $t_{SU;DAT}$ = 1000 + 250 = 1250 ns (according to the standard mode I^2C bus specification) before the SCL line is released.
- 4. The MCP45HVX1 device must provide a data hold time to bridge the undefined part between V_{IH} and V_{IL} of the falling edge of the SCL signal. This specification is not a part of the I²C specification, but must be tested in order to ensure that the output data will meet the setup and hold specifications for the receiving device.
- 5. Use Cb in pF for the calculations.
- 6. Not tested.
- 7. A master transmitter must provide a delay to ensure that difference between SDA and SCL fall times do not unintentionally create a Start or Stop condition.
- 8. Ensured by the T_{AA} 3.4 MHz specification test.
- 9. The transition of the WLAT signal between 10 ns before the rising edge (Spec 94) and 200 ns after the rising edge (Spec 95) of the SCL signal is indeterminant if the Write Data is delayed or not.

TEMPERATURE CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, $V_L = +2.7V$ to $+5.5V$, $V_T = +10V$ to $+36V$, $V_T = DGND = GND$.							
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions	
Temperature Ranges							
Specified Temperature Range	T _A	-40	_	+125	°C		
Operating Temperature Range	T _A	-40	_	+125	°C		
Storage Temperature Range	T_A	-65		+150	°C		
Thermal Package Resistances	Thermal Package Resistances						
Thermal Resistance, 14L-TSSOP (ST)	θ_{JA}	_	100	_	°C/W		
Thermal Resistance, 20L-QFN (MQ)	θ_{JA}	_	36.1	_	°C/W		

2.0 TYPICAL PERFORMANCE CURVES

Note:

The device Performance Curves are available in a separate document. This is done to keep the file size of this PDF document less than the 10MB file attachment limit of many mail servers.

The MCP45HVX1 Performance Curves document is literature number DS20005307, and can be found on the Microchip web site. Look at the MCP45HVX1 Product Page under Documentation and Software, in the Data Sheets category.



N	\cap	ΓF	Ç.

3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1. Additional descriptions of the device pins follows.

TABLE 3-1: PINOUT DESCRIPTION FOR THE MCP45HVX1

		Pin			
TSSOP	QFN	Cumbal	Time	Buffer	Function
14L	20L	Symbol	Туре	Туре	
1	1	V_{L}	Р	ı	Positive Digital Power Supply Input
2	2	SCL	I	ST	I ² C™ Serial Clock pin
3	3	A1	I	ST	I ² C Address 1
4	4	SDA	I/O	ST	I ² C Serial Data pin
5	5	A0	I	ST	I ² C Address 0
6	6	WLAT	I	ST	Wiper Latch Enable 0 = Received I ² C Shift Register Buffer (SPBUF) value is transfered to Wiper register. 1 = Received I ² C data value is held in I ² C Shift Register Buffer (SPBUF).
7	8, 9, 10, 17, 18, 19, 20	NC	_	_	Pin not internally connected to die. To reduce noise coupling, connect pin either to DGND or V _L .
8	7	SHDN	I	ST	Shutdown
9	11	DGND	Р	_	Ground
10	12	V-	Р	_	Analog Negative Potential Supply
11	13	P0B	I/O	Α	Potentiometer 0 Terminal B
12	14	P0W	I/O	Α	Potentiometer 0 Wiper Terminal
13	15	P0A	I/O	Α	Potentiometer 0 Terminal A
14	16	V+	Р		Analog Positive Potential Supply
_	21	EP	Р	_	Exposed Pad, connect to V- signal or Not Connected (floating). (Note 1)

Legend:

A = Analog I = Input ST = Schmitt Trigger

O = Output

I/O = Input/Output

P = Power

Note 1: The QFN package has a contact on the bottom of the package. This contact is conductively connected to the die substrate, and therefore should be unconnected or connected to the same ground as the device's V- pin.

3.1 Positive Power Supply Input (V_I)

The V_L pin is the device's positive power supply input. The input power supply is relative to DGND and can range from 1.8V to 5.5V. A decoupling capacitor on V_L (to DGND) is recommended to achieve maximum performance.

3.2 Digital Ground (DGND)

The DGND pin is the device's digital ground reference.

3.3 Analog Positive Voltage (V+)

Analog circuitry positive supply voltage. Must have a higher potential than the V- pin.

3.4 Analog Negative Voltage (V-)

Analog circuitry negative supply voltage. The V-potential must be lower than or equal to the DGND pin potential.

3.5 Serial Clock (SCL)

The SCL pin is the serial interface's Serial Clock pin. This pin is connected to the Host Controller's SCL pin. The MCP45HVX1 is an I²C slave device, so its SCL pin is an input-only pin.

3.6 Serial Data (SDA)

The SDA pin is the serial interface's Serial Data In/Out pin. This pin is connected to the Host Controller's SDA pin. The SDA pin is an open-drain N-Channel driver.

This pin allows the host controller to read and write the digital potentiometer registers (Wiper and TCON).

3.7 Address 0 (A0)

The A0 pin is the Address 0 input for the I^2C interface. At the device's POR/BOR the value of the A0 address bit is latched. This input along with the A1 pin completes the device address. This allows up to four MCP45HVXX devices to be on a single I^2C bus.

3.8 Address 1 (A1)

The A1 pin is the I²C interface's Address 1 pin. Along with the A0 pins, up to four MCP45HVXX devices can be on a single I²C bus.

3.9 Wiper Latch (WLAT)

The WLAT pin is used to hold off the transfer of the received wiper value (in the Shift register) to the Wiper register. This allows this transfer to be synchronized to an external event (such as zero crossing). See Section 4.3.2.

3.10 Shutdown (SHDN)

The SHDN pin is used to force the resistor network terminals into the hardware shutdown state. See Section 4.3.1.

3.11 Potentiometer Terminal B

The Terminal B pin is connected to the internal potentiometer's Terminal B.

The potentiometer's Terminal B is the fixed connection to the zero-scale wiper value of the digital potentiometer. This corresponds to a wiper value of 0x00 for both 7-bit and 8-bit devices.

The Terminal B pin does not have a polarity relative to the Terminal W or A pins. The Terminal B pin can support both positive and negative current. The voltage on Terminal B must be between V+ and V-.

3.12 Potentiometer Wiper (W) Terminal

The Terminal W pin is connected to the internal potentiometer's Terminal W (the wiper). The wiper terminal is the adjustable terminal of the digital potentiometer. The Terminal W pin does not have a polarity relative to Terminal's A or B pins. The Terminal W pin can support both positive and negative current. The voltage on Terminal W must be between V+ and V-.

If the V+ voltage powers-up before the V_L voltage, the wiper is forced to mid scale once the analog POR voltage is crossed.

If the V+ voltage powers-up after the V_L voltage is greater than the digital POR voltage, the wiper is forced to the value in the Wiper register once the analog POR voltage is crossed.

3.13 Potentiometer Terminal A

The Terminal A pin is connected to the internal potentiometer's Terminal A.

The potentiometer's Terminal A is the fixed connection to the full scale wiper value of the digital potentiometer. This corresponds to a wiper value of 0xFF for 8-bit devices or 0x7F for 7-bit devices.

The Terminal A pin does not have a polarity relative to the Terminal W or B pins. The Terminal A pin can support both positive and negative current. The voltage on Terminal A must be between V+ and V-.

3.14 Exposed Pad (EP)

This pad is only on the bottom of the QFN packages. This pad is conductively connected to the device substrate. The EP pin must be connected to the V-signal or left floating. This pad could be connected to a PCB heat sink to assist as a heat sink for the device.

3.15 Not Connected (NC)

This pin is not internally connected to the die. To reduce noise coupling, these pins should be connected to either $V_{\rm I}$ or DGND.

4.0 FUNCTIONAL OVERVIEW

This data sheet covers a family of two volatile digital potentiometer devices that will be referred to as MCP45HVX1. These devices are:

- MCP45HV31 (7-bit resolution)
- MCP45HV51 (8-bit resolution)

As the **Device Block Diagram** shows, there are six main functional blocks. These are:

- Operating Voltage Range
- POR/BOR Operation
- Memory Map
- Control Module
- Resistor Network
- Serial Interface (I²C)

The POR/BOR operation and the Memory Map are discussed in this section and the Resistor Network and I²C operation are described in their own sections. The **Device Commands** are discussed in **Section 7.0**.

4.1 Operating Voltage Range

The MCP45HVX1 devices have four voltage signals. These are:

- V+ Analog Power
- V_L Digital Power
- DGND Digital Ground
- V- Analog Ground

Figure 4-1 shows the two possible power-up sequences; analog power rails power-up first, or digital power rails power-up first. The device has been designed so that either power rail may power-up first. The device has a POR circuit for both digital power circuitry and analog power circuitry.

If the V+ voltage powers-up before the $\rm V_L$ voltage, the wiper is forced to mid scale once the analog POR voltage is crossed.

If the V+ voltage powers-up after the V_L voltage is greater than the digital POR voltage, the wiper is forced to the value in the Wiper register, once the analog POR voltage is crossed.

Figure 4-2 shows the three cases of the digital power signals ($V_L/DGND$) with respect to the analog power signals (V+/V-). The device implements level shifts between the digital and analog power systems, which allows the digital interface voltage to be anywhere in the V+/V- voltage window.




FIGURE 4-1: Power-On Sequences.

FIGURE 4-2: Voltage Ranges.

4.2 POR/BOR Operation

The resistor network's devices are powered by the analog power signals (V+/V-), but the digital logic (including the wiper registers) is powered by the digital power signals ($V_L/DGND$). So, both the digital circuitry and analog circuitry have independent POR/BOR circuits.

The wiper position will be forced to the default state when the V+ voltage (relative to V-) is above the analog POR/BOR trip point. The Wiper register will be in the default state when the V_L voltage (relative to DGND) is above the digital POR/BOR trip point.

The digital-signal-to-analog-signal voltage level shifters require a minimum voltage between the V_L and V_L signals. This voltage requirement is below the operating supply voltage specifications. The wiper output may fluctuate while the V_L voltage is less than the level shifter operating voltage, since the analog values may not reflect the digital value. Output issues may be reduced by powering-up the digital supply voltages to their operating voltage, before powering the analog supply voltage.

4.2.1 POWER-ON RESET

Each power system has its own independent Power-On Reset circuitry. This is done so that regardless of the power-up sequencing of the analog and digital power rails, the wiper output will be forced to a default value after minimum conditions are met for either power supply.

Table 4-1 shows the interaction between the analog and digital PORs for the V+ and $\rm V_L$ voltages on the wiper pin state.

TABLE 4-1: WIPER PIN STATE BASED ON POR CONDITIONS

	V+ Vo	oltage		
V _L Voltage	V+ < V _{APOR}	V+≥ V _{APOR}	Comments	
V _L < V _{DPOR}	Unknown	Mid Scale		
V _L ≥V _{DPOR}	Unknown	Wiper Register Value ⁽¹⁾	Wiper register can be updated	

Note 1: Default POR state of the Wiper register value is the mid-scale value.

4.2.1.1 Digital Circuitry

The Digital Power-On Reset (DPOR) is the case where the device's V_L signal has power applied (referenced from DGND) and the voltage rises above the trip point. The Brown-out Reset (BOR) occurs when a device had power applied to it, and the voltage drops below the trip point.

The device's RAM retention voltage (V_{RAM}) is lower than the POR/BOR voltage trip point (V_{POR}/V_{BOR}). The maximum V_{POR}/V_{BOR} voltage is less than 1.8V.

When the device powers-up, the device V_L will cross the V_{POR}/V_{BOR} voltage. Once the V_L voltage crosses the V_{POR}/V_{BOR} voltage, the following happens:

- Volatile wiper registers are loaded with the POR/ BOR value
- The TCON registers are loaded with the default values
- · The device is capable of digital operation

Table 4-2 shows the default POR/BOR Wiper Register Setting Selection.

When V_{POR}/V_{BOR} < V_{L} < 2.7V, the electrical performance may not meet the data sheet specifications. In this region, the device is capable of incrementing, decrementing, reading and writing to its volatile memory if the proper serial command is executed.

TABLE 4-2: DEFAULT POR/BOR WIPER REGISTER SETTING (DIGITAL)

Typical R _{AB} Value	Package Code	Default POR Wiper Register Setting ⁽¹⁾	Device Resolution	Wiper Code
5.0 kΩ	-502	Mid scale	8-bit	7Fh
5.0 K22	-502	IVIIU SCAIE	7-bit	3Fh
10.0 kΩ	-103	Mid scale	8-bit	7Fh
10.0 K22		Wild Scale	7-bit	3Fh
50.0 kΩ	-503	Mid scale	8-bit	7Fh
30.0 K22	-505	IVIIU SCAIE	7-bit	3Fh
100.0 kΩ	-104	Mid scale	8-bit	7Fh
100.0 KL2	-104	IVIIU SCAIE	7-bit	3Fh

Note 1: Register setting independent of analog power voltage.

4.2.1.2 Analog Circuitry

The Analog Power-On Reset (APOR) is the case where the device's V+ pin voltage has power applied (referenced from V-) and the V+ pin voltage rises above the trip point.

Once the V_L pin voltage exceeds the digital POR trip point voltage, the Wiper register will control the wiper setting.

Table 4-3 shows the default POR/BOR wiper setting for when the V_L pin is not powered (< digital POR trip point).

TABLE 4-3: DEFAULT POR/BOR WIPER SETTING (ANALOG)

Typical	ge	Default P Sett	se tion	
R _{AB} Value	Package Code	Analog Output Position	Wiper Register Code (hex)	Device Resolution
5.0 kΩ	-502	Mid scale	0x7F	8-bit
5.0 K22	-502	IVIIU SCAIE	0x3F	7-bit
10.0 kΩ	-103	Mid scale	0x7F	8-bit
10.0 K22	-103	IVIIU SCAIC	0x3F	7-bit
50.0 kΩ	-503	Mid scale	0x7F	8-bit
30.0 K12	-505	IVIIU SCAIE	0x3F	7-bit
100.0 kΩ	-104	Mid scale	0x7F	8-bit
100.0 K22	-104	iviiu scale	0x3F	7-bit

Note 1: Wiper setting is dependent on the Wiper register value if the V_L voltage is greater than the digital POR voltage.




FIGURE 4-3: DGND, V_L, V+, and V- Signal Waveform Examples.

4.2.2 BROWN-OUT RESET

Each power system has its own independent Brown-Out Reset circuitry. This is done so that regardless of the power-down sequencing of the analog and digital power rails, the wiper output will be forced to a default value after the low-voltage conditions are met for either power supply.

Table 4-4 shows the interaction between the analog and digital BORs for the V+ and V_L voltages on the wiper pin state.

TABLE 4-4: WIPER PIN STATE BASED ON BOR CONDITIONS

	V+ Vo	oltage		
V _L Voltage	V+ < V _{ABOR}	V+≥ V _{ABOR}	Comments	
V _L < V _{DBOR}	Unknown	Mid Scale		
V _L ≥V _{DBOR}	Unknown	Wiper Register Value ⁽¹⁾	Wiper register can be updated	

Note 1: Default POR state of the Wiper register value is the mid-scale value.

4.2.2.1 Digital Circuitry

When the device's digital power supply powers-down, the device V_L pin voltage will cross the digital V_{DPOR}/V_{DBOR} voltage.

Once the V_L voltage decreases below the V_{DPOR}/V_{DBOR} voltage, the following happens:

· Serial Interface is disabled

If the $\rm V_L$ voltage decreases below the $\rm V_{RAM}$ voltage, the following happens:

- Volatile wiper registers may become corrupted
- · TCON registers may become corrupted

Section 4.2.1, Power-on Reset describes what occurs as the voltage recovers above the V_{DPOR}/V_{DBOR} voltage.

Serial commands not completed due to a brown-out condition may cause the memory location to become corrupted.

The brown-out circuit establishes a minimum V_{DBOR} threshold for operation (V_{DBOR} < 1.8V). The digital BOR voltage (V_{DBOR}) is higher than the RAM retention voltage (V_{RAM}) so that as the device voltage crosses the digital BOR threshold, the value that is loaded into the volatile Wiper register is not corrupted due to RAM retention issues.

When $V_L < V_{DBOR}$, all communications are ignored and potentiometer terminals are forced to the analog BOR state.

Whenever V_L transitions from $V_L < V_{DBOR}$ to $V_L > V_{DBOR}$, (a POR event) the wiper's POR/BOR value is latched into the Wiper register and the volatile TCON register is forced to the POR/BOR state.

When $1.8V \le V_L$, the device is capable of digital operation.

Table 4-5 shows the digital potentiometer's level of functionality across the entire V_L range, while Figure 4-4 illustrates the Power-Up and Brown-Out functionality.

4.2.2.2 Analog Circuitry

The Analog Brown-Out-Reset (ABOR) is the case where the device's V+ pin has power applied (referenced from V-) and the V+ pin voltage drops below the trip point. In this case, the resistor network terminal's pins can become an unknown state.

TABLE 4-5: DEVICE FUNCTIONALITY AT EACH V_L REGION

	V+/V- Level	Serial Interface	Potentiometer Terminals ⁽²⁾	Wiper		
V _L Level				Register Setting	Output (2)	Comment
$V_L < V_{DBOR} < 1.8V$	Valid range	Ignored	"Unknown"	Unknown	Invalid	
	Invalid range	Ignored	"Unknown"	Unknown	Invalid	
$V_{DBOR} \le V_L < 1.8V$	Valid range	"Unknown"	Connected	Volatile	Valid	The volatile registers are
	Invalid range	"Unknown"	Connected	Wiper Regis- ter initialized	Invalid	forced to the POR/BOR state when V _L transitions above the V _{DPOR} trip point
$1.8V \leq V_L \leq 5.5V$	Valid range	Accepted	Connected	Volatile	Valid	
	Invalid range	Accepted	Connected	Wiper Regis- ter deter- mines Wiper Setting	Invalid	

Note 1: For system voltages below the minimum operating voltage, it is recommended to use a voltage supervisor to hold the system in Reset. This ensures that MCP45HVX1 commands are not attempted out of the operating range of the device.

2: Assumes that $V+ > V_{APOR}$.




FIGURE 4-4: Power-Up and Brown Out - V+/V- at Normal Operating Voltage.

4.3 Control Module

The control module controls the following functionality:

- Shutdown
- · Wiper Latch

4.3.1 SHUTDOWN

The MCP45HVX1 has two methods to disconnect the terminal's pins (P0A, P0W, and P0B) from the resistor network. These are:

- Hardware Shutdown pin (SHDN)
- Terminal Control Register (TCON)

4.3.1.1 Hardware Shutdown Pin Operation

The SHDN pin has the same functionality as Microchip's family of standard voltage devices. When the SHDN pin is Low, the P0A terminal will disconnect (become open) while the P0W terminal simultaneously connects to the P0B terminal (see Figure 4-5).

Note: When the SHDN pin is Active (V_{IL}), the state of the TCON register bits is overridden (ignored). When the state of the SHDN pin returns to the Inactive state (V_{IH}), the TCON register bits return to controlling the terminal connection state. That is, the value in the TCON register is

not corrupted.

The Hardware Shutdown Pin mode does not corrupt the volatile Wiper register. When Shutdown is exited, the device returns to the wiper setting specified by the volatile wiper value. See **Section 5.7** for additional description details.

Note: When the SHDN pin is active, the serial interface is not disabled, and serial interface activity is executed.




FIGURE 4-5: Hardware Shutdown Resistor Network Configuration.

4.3.1.2 Terminal Control Register

The Terminal Control (TCON) register allows the device's terminal pins to be independently removed from the application circuit. These terminal control settings do not modify the wiper setting values. Also, this has no effect on the serial interface and the memory/wipers are still under full user control.

The resistor network has four TCON bits associated with it. One bit for each terminal (A, W, and B) and one to have a software configuration that matches the configuration of the SHDN pin. These bits are named R0A, R0W, R0B, and R0HW. Register 4-1 describes the operation of the R0HW, R0A, R0B, and R0W bits.

Note: When the R0HW bit forces the resistor network into the hardware SHDN state, the state of the TCON register R0A, R0W, and R0B bits is overridden (ignored). When the state of the R0HW bit no longer forces the resistor network into the hardware SHDN state, the TCON register R0A, R0W, and R0B bits return to controlling the terminal connection state. That is, the R0HW bit does not corrupt the state of the R0A, R0W, and R0B bits.

Figure 4-6 shows how the SHDN pin signal and the R0HW bit signal interact to control the hardware shutdown of each resistor network (independently).




FIGURE 4-6: R0HW bit and SHDN pin Interaction.

4.3.2 WIPER LATCH

The wiper latch pin is used to control when the new wiper value in the Wiper register is transferred to the wiper. This is useful for applications that need to synchronize the wiper updates. This may be for synchronization to an external event, such as zero crossing, or to synchronize the update of multiple digital potentiometers.

When the $\overline{\text{WLAT}}$ pin is High, transfers from the Wiper register to the wiper are inhibited. When the $\overline{\text{WLAT}}$ pin is Low, transfers may occur from the Wiper register to the wiper. Figure 4-7 shows the interaction of the $\overline{\text{WLAT}}$ pin during an I²C command and the loading of the wiper

If the external event crossing time is long, then the wiper could be updated the entire time that the \overline{WLAT} signal is Low. Once the \overline{WLAT} signal goes High, the transfer from the Wiper register is disabled. The Wiper register can continue to be updated.

If the application does not require synchronized Wiper register updates, then the $\overline{\text{WLAT}}$ pin should be tied Low.

- **Note 1:** This feature only inhibits the data transfer from the Wiper register to the wiper.
 - 2: When the WLAT pin becomes active, data transferred to the wiper will not be corrupted due to the Wiper Register Buffer getting loaded from an active I²C command.

4.3.3 DEVICE CURRENT MODES

There are two current modes for volatile devices. These are:

- · Serial Interface Inactive (static operation)
- · Serial Interface Active

For the I²C interface, static operation occurs when the SDA and the SCL pins are static (High or Low).




FIGURE 4-7: WLAT Interaction with I²C ACK Pulse

4.4 Memory Map

The device memory supports 16 locations that are 8-bits wide (16x8 bits). This memory space contains only volatile locations (see Table 4-7).

4.4.1 VOLATILE MEMORY (RAM)

There are two volatile memory locations. These are:

- · Volatile Wiper 0
- · Terminal Control (TCON0) Register 0

The volatile memory starts functioning at the RAM retention voltage (V_{RAM}). The POR/BOR wiper code is shown in Table 4-6.

Table 4-7 shows this memory map and which serial commands operate (and do not) on each of these locations.

Accessing an "invalid" address (for that device) or an invalid command for that address will cause an error condition on the serial interface. A Start bit is required to clear this error condition.

TABLE 4-6: WIPER REGISTER POR STANDARD SETTINGS (DIGITAL)

Resistance Code	Typical	Default POR Wiper	Wiper Code	
Code	R _{AB} Value	Setting	8-bit	7-bit
-502	5.0 kΩ	Mid scale	7Fh	3Fh
-103	10.0 kΩ	Mid scale	7Fh	3Fh
-503	50.0 kΩ	Mid scale	7Fh	3Fh
-104	100.0 kΩ	Mid scale	7Fh	3Fh

4.4.1.1 Write to Invalid (Reserved) Addresses

Any write to a reserved address will be ignored and will generate an error condition. A Start bit is required to clear this error condition.

TABLE 4-7: MEMORY MAP AND THE SUPPORTED COMMANDS

Address	Function	Allowed Commands	Disallowed Commands (1)	Memory Type
00h	Volatile Wiper 0	Read, Write, Increment, Decrement	_	RAM
01h-03h	Reserved	none	Read, Write, Increment, Decrement	_
04h	Volatile TCON Register	Read, Write	Increment, Decrement	RAM
05h-0Fh	Reserved	none	Read, Write, Increment, Decrement	_

Note 1: This command on this address will generate an error condition. A Start bit is required to clear this error condition.

4.4.1.2 Terminal Control (TCON) Registers

The Terminal Control (TCON) Register contains four control bits for wiper 0. Register 4-1 describes each bit of the TCON register.

The state of each resistor network terminal connection is individually controlled. That is, each terminal connection (A, B and W) can be individually connected/ disconnected from the resistor network. This allows the system to minimize the currents through the digital potentiometer.

The value that is written to this register will appear on the resistor network terminals when the serial command has completed.

On a POR/BOR, the registers are loaded with FFh, for all terminals connected. The host controller needs to detect the POR/BOR event and then update the volatile TCON register values.

REGISTER 4-1: TCON0 BITS (1, 2)

R-1	R-1	R-1	R-1	R/W-1	R/W-1	R/W-1	R/W-1
D7	D6	D5	D4	R0HW	R0A	R0W	R0B
bit 7							bit 0

Lea	en	d:
-09	•	•

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7:4 **D7-D4:** Reserved. Forced to "1"

bit 3 R0HW: Resistor 0 Hardware Configuration Control bit

This bit forces Resistor 0 into the "shutdown" configuration of the Hardware pin

1 = Resistor 0 is NOT forced to the hardware pin "shutdown" configuration

0 = Resistor 0 is forced to the hardware pin "shutdown" configuration

bit 2 ROA: Resistor 0 Terminal A (P0A pin) Connect Control bit

This bit connects/disconnects the Resistor 0 Terminal A to the Resistor 0 Network

1 = P0A pin is connected to the Resistor 0 Network

0 = P0A pin is disconnected from the Resistor 0 Network

bit 1 Row: Resistor 0 Wiper (PoW pin) Connect Control bit

This bit connects/disconnects the Resistor 0 Wiper to the Resistor 0 Network

1 = P0W pin is connected to the Resistor 0 Network

0 = P0W pin is disconnected from the Resistor 0 Network

bit 0 R0B: Resistor 0 Terminal B (P0B pin) Connect Control bit

This bit connects/disconnects the Resistor 0 Terminal B to the Resistor 0 Network

- 1 = P0B pin is connected to the Resistor 0 Network
- 0 = P0B pin is disconnected from the Resistor 0 Network
- Note 1: These bits do not affect the Wiper register values.
 - 2: The hardware SHDN pin (when active) overrides the state of these bits. When the SHDN pin returns to the inactive state, the TCON register will control the state of the terminals. The SHDN pin does not modify the state of the TCON bits.

M	CF	24	5 ŀ	4 \	/X	1
	$\mathbf{\omega}$		~		/ //	

	-	_	_	$\overline{}$	
NI	11		_	•	-
	u		ᆫ		


5.0 RESISTOR NETWORK

The resistor network has either 7-bit or 8-bit resolution. Each resistor network allows zero-scale to full-scale connections. Figure 5-1 shows a block diagram for the resistive network of a device. The resistor network has up to three external connections. These are referred to as Terminal A, Terminal B, and the wiper (or Terminal W).

The resistor network is made up of several parts. These include:

- Resistor Ladder Module
- Wiper
- Shutdown Control (terminal connections)

Terminal A and B as well as the wiper W do not have a polarity. These terminals can support both positive and negative current.



Note 1: The wiper resistance is dependent on several factors including wiper code, device V+ voltage, terminal voltages (on A, B and W), and temperature.

Also for the same conditions, each tap selection resistance has a small variation.

selection resistance has a small variation. This R_W variation has greater effect on some specifications (such as INL) for the smaller resistance devices (5.0 k Ω) compared to larger resistance devices (100.0 k Ω).

FIGURE 5-1: Resistor Block Diagram.

5.1 Resistor Ladder Module

The R_{AB} resistor ladder is composed of the series of equal value Step resistors (R_{S}) and the Full-Scale (R_{FS}) and Zero-Scale (R_{ZS}) resistances:

$$R_{AB} = R_{ZS} + n * R_S + R_{FS}$$

Where "n" is determined by the resolution of the device. The R_{FS} and R_{ZS} resistances are discussed in **Section 5.1.3**.

There is a connection point (tap) between each R_S resistor. Each tap point is a connection point for an analog switch. The opposite side of the analog switch is connected to a common signal which is connected to the Terminal W (wiper) pin (see Section 5.2).

Figure 5-1 shows a block diagram of the Resistor Network. The R_{AB} (and R_{S}) resistance has small variations over voltage and temperature.

The end points of the resistor ladder are connected to analog switches, which are connected to the device Terminal A and Terminal B pins. In the ideal case, these switches would have 0Ω of resistance, that is $R_{FS} = R_{ZS} = 0\Omega$. This will also be referred to as the Simplified model.

For an 8-bit device, there are 255 resistors in a string between Terminal A and Terminal B. The wiper can be set to tap onto any of these 255 resistors, thus providing 256 possible settings (including Terminal A and Terminal B). A wiper setting of 00h connects Terminal W (wiper) to Terminal B (zero scale). A wiper setting of 7Fh is the mid-scale setting. A wiper setting of FFh connects Terminal W (wiper) to Terminal A (full scale). Table 5-2 illustrates the full wiper setting map.

For a 7-bit device, there are 127 resistors in a string between Terminal A and Terminal B. The wiper can be set to tap onto any of these 127 resistors, thus providing 128 possible settings (including Terminal A and Terminal B). A wiper setting of 00h connects Terminal W (wiper) to Terminal B (zero scale). A wiper setting of 3Fh is the mid-scale setting. A wiper setting of 7Fh connects the wiper to Terminal A (full scale). Table 5-2 illustrates the full wiper setting map.

5.1.1 RAB CURRENT (IRAB)

The current through the R_{AB} resistor (A pin to B pin) is dependent on the voltage on the V_A and V_B pins and the R_{AB} resistance.

EQUATION 5-1: RAB

$$R_{AB} = R_{ZS} + \left(\ n * R_S \ \right) + R_{FS} = \frac{ \left| \ \left(V_A - V_B \right) \ \right| }{ \left(I_{RAB} \right) }$$

 V_A is the voltage on the V_A pin.

 V_B is the voltage on the V_B pin.

IRAB is the current from the P0A pin to the P0B pin.

5.1.2 STEP RESISTANCE (R_S)

Step resistance (R_S) is the resistance from one tap setting to the next. This value will be dependent on the R_{AB} value that has been selected (and the full-scale and zero-scale resistances). The R_S resistors are manufactured so that they should be very consistent with each other, and track each other's values as voltage and/or temperature change.

Equation 5-2 shows the simplified and detailed equations for calculating the R_S value. The simplified equation assumes R_{FS} = R_{ZS} = 0Ω . Table 5-1 shows example step resistance calculations for each device, and the variation of the detailed model $(R_{FS} \neq 0\Omega; R_{ZS} \neq 0\Omega)$ from the simplified model $(R_{FS} = R_{ZS} = 0\Omega)$. As the R_{AB} resistance option increases, the effects of the R_{ZS} and R_{FS} resistance decreases.

The total resistance of the device has minimal variation due to operating voltage (see device characterization graphs).

Equation 5-2 shows calculations for the step resistance.

EQUATION 5-2: R_S CALCULATION

Simplified Model (assumes
$$R_{FS} = R_{ZS} = 0\Omega$$
)

 $R_{AB} = (n * R_S)$
 $R_{S} = R_{AB}$
 $R_{S} = R_{AB}$

Detailed Model

$$R_{AB} = R_{FS} + (n * R_S) + R_{ZS}$$

 $R_S = \frac{R_{AB} - R_{FS} - R_{ZS}}{n}$

or

$$R_{S} = \frac{\frac{(V_{FS} - V_{ZS})}{n}}{I_{AB}}$$

Where:

"n" = 255 (8-bit) or 127 (7-bit)

 V_{FS} is the wiper voltage at full-scale code V_{ZS} is the wiper voltage at zero-scale code

I_{AB} is the current between Terminal A and Terminal B

TABLE 5-1: EXAMPLE STEP RESISTANCES (R_S) CALCULATIONS

	Exam	ple Resist	ance (Ω)	(3/				
В	R _{ZS} (3)	R _{FS} (3)	R _S		Variation % (1)	Resolution	Comment	
R _{AB}	KZS '	KFS \	Equation	Value				
	0	0	5,000 / 127	39.37	0	7-bit	Simplified Model (2)	
5 000	80	60	4,860 / 127	38.27	-2.80	(127 R _S)		
5,000	0	0	5,000 / 255	19.61	0	8-bit	Simplified Model (2)	
	80	60	4,860 / 255	19.06	-2.80	(255 R _S)		
	0	0	10,000 / 127	78.74	0	7-bit	Simplified Model (2)	
10.000	80	60	9,860 / 127	77.64	-1.40	(127 R _S)		
10,000	0	0	10,000 / 255	39.22	0	8-bit	Simplified Model (2)	
	80	60	9,860 / 255	38.67	-1.40	(255 R _S)		
	0	0	50,000 / 127	393.70	0	7-bit	Simplified Model (2)	
50,000	80	60	49,860 / 127	392.60	-0.28	(127 R _S)		
30,000	0	0	50,000 / 255	196.08	0	8-bit	Simplified Model (2)	
	80	60	49,860 / 255	195.53	-0.28	(255 R _S)		
	0	0	100,000 / 127	787.40	0	7-bit	Simplified Model (2)	
100,000	80	60	99,860 / 127	786.30	-0.14	(127 R _S)		
100,000	0	0	100,000 / 255	392.16	0	8-bit	Simplified Model (2)	
	80	60	99,860 / 255	391.61	-0.14	(255 R _S)		

Note 1: Delta % from Simplified Model R_S calculation value:

- 2: Assumes $R_{FS} = R_{ZS} = 0\Omega$.
- **3:** Zero-Scale (R_{ZS}) and Full-Scale (R_{FS}) resistances are dependent on many operational characteristics of the device, including the V+/V- voltage, the voltages on the A, B and W terminals, the wiper code selected, the R_{AB} resistance, and the temperature of the device.

5.1.3 R_{FS} AND R_{7S} RESISTORS

The R_{FS} and R_{ZS} resistances are artifacts of the R_{AB} resistor network implementation. In the ideal model, the R_{FS} and R_{ZS} resistances would be 0Ω . These resistors are included in the block diagram to help better model the actual device operation. Equation 5-3 shows how to estimate the $R_S,\,R_{FS},$ and R_{ZS} resistances, based on the measured voltages of $V_{AB},\,V_{FS},$ and V_{ZS} and the measured current $I_{AB}.$

EQUATION 5-3: ESTIMATING R_S , R_{FS} , AND R_{ZS}

$$R_{FS} = \frac{/\left(\left.V_{A} - V_{FS}\right.\right)/}{\left(I_{RAB}\right)}$$

$$R_{ZS} = \frac{/\left(\left.V_{ZS} - V_{B}\right)/}{\left(I_{RAB}\right)}$$

$$R_{S} = \frac{V_{S}}{\left(I_{RAB}\right)}$$
Where:
$$V_{S} = \frac{\left(\left.V_{FS} - V_{ZS}\right.\right)}{255} \qquad \text{(8-bit device)}$$

$$V_{S} = \frac{\left(\left.V_{FS} - V_{ZS}\right.\right)}{127} \qquad \text{(7-bit device)}$$

 $\mathbf{V_{FS}}$ is the $\mathbf{V_W}$ voltage when the wiper code is at full scale.

V_{ZS} is the V_W voltage when the wiper code is at zero scale.

5.2 Wiper

The Wiper terminal is connected to an analog switch MUX, where one side of all the analog switches are connected together, the W terminal. The other side of each analog switch is connected to one of the taps of the R_{AB} resistor string (see Figure 5-1).

The value in the volatile Wiper register selects which analog switch to close, connecting the W terminal to the selected node of the resistor ladder. The Wiper register is 8-bits wide, and Table 5-2 shows the wiper value state for both 7-bit and 8-bit devices.

The wiper resistance (R_W) is the resistance of the selected analog switch in the analog MUX. This resistance is dependent on many operational characteristics of the device, including the V+/V- voltage, the voltages on the A, B and W terminals, the wiper code selected, the R_{AB} resistance, and the temperature of the device.

When the wiper value is at zero scale (00h), the wiper is connected closest to the B terminal. When the wiper value is at full scale (FFh for 8-bit, 7Fh for 7-bit), the wiper is connected closest to the A terminal.

A zero-scale wiper value connects the W terminal (wiper) to the B terminal (wiper = 00h). A full-scale wiper value connects the W terminal (wiper) to the A terminal (wiper = FFh (8-bit), or wiper = 7Fh (7-bit)). In these configurations, the only resistance between the Terminal W and the other terminal (A or B) is that of the analog switches.

TABLE 5-2: VOLATILE WIPER VALUE VS. WIPER POSITION

30111011								
Wiper	Setting	Properties						
7-bit	8-bit	Properties						
7Fh	FFh	Full Scale (W = A), Increment commands ignored						
7Eh-40h	FEh-80h	W = N						
3Fh	7Fh	W = N (Mid Scale)						
3Eh-01h	7Eh-01h	W = N						
00h	00h	Zero Scale (W = B) Decrement command ignored						

5.2.1 WIPER RESISTANCE (R_W)

Wiper resistance is significantly dependent on:

- The Resistor Network's Supply Voltage (V_{RN})
- The Resistor Network's Terminal (A, B, and W) Voltages
- Switch leakage (occurs at higher temperatures)
- I_W current

Figure 5-2 show the wiper resistance characterization data for all four RAB resistances and temperatures. Each RAB resistance determined the maximum wiper current based on worst-case conditions $R_{AB} = R_{AB}$ maximum and at full-scale code, $V_{BW} \sim = V +$ (but not exceeding V+). The V+ targets were 10V, 20V, and 36V. What this graph shows is that at higher RAB resistances (50 k Ω and 100 k Ω) and at the highest temperature (+125°C), the analog switch leakage causes an increase in the measured result of R_W , where R_W is measured in a rheostat configuration with $R_W = (V_{BW} - V_{BW} - V_{BW} - V_{BW})$ V_{BA}) / I_{BW} .




FIGURE 5-2: R_W Resistance vs R_{AB} , Wiper Current (I_W), Temperature and Wiper Code.

Since there is minimal variation of the total device resistance (R_{AB}) over voltage, at a constant temperature (see device characterization graphs), the change in wiper resistance over voltage can have a significant impact on the R_{INL} and R_{DNL} errors.

5.2.2 POTENTIOMETER CONFIGURATION

In a potentiometer configuration, the wiper resistance variation does not affect the output voltage seen on the W pin and therefore is not a significant source of error.

5.2.3 RHEOSTAT CONFIGURATION

In a rheostat configuration, the wiper resistance variation creates nonlinearity in the R_{BW} (or R_{AW}) value. The lower the nominal resistance (R_{AB}), the greater the possible relative error. Also, a change in voltage needs to be taken into account. For the 5.0 $k\Omega$ device, the maximum wiper resistance at 5.5V is approximately 6% of the total resistance, while at 2.7V it is approximately 6.5% of the total resistance.

5.2.4 LEVEL SHIFTERS (DIGITAL TO ANALOG)

Since the digital logic may operate anywhere within the analog power range, level shifters are present so that the digital signals control the analog circuitry. This level shifter logic is relative to the V- and V_L voltages. A delta voltage of 2.7V between V_L and V- is required for the serial interface to operate at the maximum specified frequency.

5.3 Terminal Currents

The terminal currents are limited by several factors, including the R_{AB} resistance (R_{S} resistance). The maximum current occurs when the wiper is at either the zero-scale (I_{BW}) or full-scale (I_{AW}) code. In this case, the current is only going through the analog switches (see I_{T} specification in **Electrical Characteristics**). When the current passes through at least one R_{S} resistive element, then the maximum terminal current (I_{T}) has a different limit. The current through the R_{AB} resistor is limited by the R_{AB} resistance. The worst case (max current) occurs when the resistance is at the minimum R_{AB} value.

Higher current capabilities allow a greater delta voltage between the desired terminals for a given resistance. This also allows a more usable range of wiper code values, without violating the maximum terminal current specification. Table 5-3 shows resistance and current calculations based on the R_{AB} resistance (R_{S} resistance) for a system that supports \pm 18V (Δ 36V). In Rheostat configuration, the minimum wiper code value is shown (for V_{BW} = 36V). As the V_{BW} voltage decreases, the minimum wiper code value also decreases. Using a wiper code less then this value will cause the maximum terminal current (I_{T}) specification to be violated.

Note: For high terminal-current applications, it is recommended that proper PCB layout techniques be used to address the thermal implications of this high current. The QFN package has better thermal proper-

ties than the TSSOP package

TABLE 5-3: TERMINAL (WIPER) CURRENT AND WIPER SETTINGS ($R_W = R_{FS} = R_{ZS} = 0\Omega$)

			,					` 	гэ	23	,
R _{AB} Resistance (Ω)		R _{S(MIN)} (Ω)		^I AB(MAX) (mA) 36V / RAB(MIN)) ⁽¹⁾	SV / RAB(MIN)) Sv / RAB(MIN)) B, or W (I _W)) ((= ZS), law(W = F		Rheostat Min 'N' when V _{Bw} = 36V N * R _{S(MIN)} * 36V ≤ I _T (mA) ⁽³⁾		Rheostat V _{BW(MAX)} When Wiper = 01h (V) (= I _{T(MAX)} * R _{S(MIN)})		
Typical	Min	Max	8-bit	7-bit	=)	I _T (A	_T (A, Βw(w (= 3		7-bit	8-bit	7-bit
5,000	4,000	6,000	15.686	31.496	9.00	25.0	1,440	91	45	0.392	0.787
10,000	8,000	12,000	31.373	62.992	4.50	12.5	2,880	91	45	0.392	0.787
50,000	40,000	60,000	156.863	314.961	0.90	6.5	5539	35	17	1.020	2.047
100,000	80,000	120,000	313.725	629.9	0.45	6.5	5539	17	8	2.039	4.094

Note 1: I_{BW} or I_{AW} currents can be much higher than this depending on voltage differential between Terminal B and Terminal W or Terminal A and Terminal W.

^{2:} Any R_{BW} resistance greater than this limits the current.

^{3:} If V_{BW} = 36V, then the wiper code value must be greater than or equal to Min 'N'. Wiper codes less than Min 'N' will cause the wiper current (I_W) to exceed the specification. Wiper codes greater than Min 'N' will cause the wiper current to be less than the maximum. The Min 'N' number has been rounded up from the calculated number to ensure that the wiper current does not exceed the maximum specification.

Figure 5-3 through Figure 5-6 show a graph of the calculated currents (minimum, typical, and maximum) for each resistor option. These graphs are based on 25 mA (5 k Ω), 12.5 mA (10 k Ω), and 6.5 mA (50 k Ω and 100 k Ω) specifications.

To ensure no damage to the resistor network (including long-term reliability) the maximum terminal current must not be exceeded. This means that the application must assume that the R_{AB} resistance is the minimum R_{AB} value ($R_{AB(MIN)}$, see blue lines in graphs).

Looking at the 50 k Ω device, the maximum terminal current is 6.5 mA. That means that any wiper code value greater than 36 ensures that the terminal current is less than 6.5 mA. This is ~14% of the full-scale value. If the application could change to the 100 k Ω device, which has the same maximum terminal current specification, any wiper code value greater than 18 ensures that the terminal current is less than 6.5 mA. This is ~7% of the full-scale value. Supporting higher terminal current allows a greater wiper code range for a given $V_{\rm BW}$ voltage.




FIGURE 5-3: Maximum I_{BW} vs Wiper Code - 5 $k\Omega$.




FIGURE 5-4: Maximum I_{BW} vs Wiper Code - 10 k Ω .




FIGURE 5-5: Maximum I_{BW} vs Wiper Code - 50 k Ω .




FIGURE 5-6: Maximum I_{BW} vs Wiper Code - 100 k Ω .

Figure 5-7 shows a graph of the maximum V_{BW} voltage vs wiper code (for 5 k Ω and 10 k Ω devices). To ensure that no damage is done to the resistor network, the $R_{AB(MIN)}$ resistance (blue line) should be used to determine V_{BW} voltages for the circuit. Devices where the R_{AB} resistance is greater than the $R_{AB(MIN)}$ resistance will naturally support a higher voltage limit.




FIGURE 5-7: Maximum V_{BW} vs Wiper Code (5 $k\Omega$ and 10 $k\Omega$ devices).

Table 5-4 shows the maximum V_{BW} voltage that can be applied across the Terminal B to Terminal W pins for a given wiper code value (for the $5~\mathrm{k}\Omega$ and $10~\mathrm{k}\Omega$ devices). These calculations assume the ideal model ($R_W=R_{FS}=R_{ZS}=0\Omega$) and show the calculations based on $R_{S(MIN)}$ and $R_{S(MAX)}$. Table 5-5 shows the same calculations for the 50 $\mathrm{k}\Omega$ devices, and Table 5-6 shows the calculations for the 100 $\mathrm{k}\Omega$ devices. These tables are supplied as a quick reference.

TABLE 5-4: MAX V_{BW} AT EACH WIPER CODE ($R_W = R_{FS} = R_{ZS} = 0\Omega$) FOR V+ - V- = 36V, 5 KΩ AND 10 KΩ DEVICES

Code		V _B \	V _{BW(MAX)}		le	V _B	N(MAX)	Co	ode	V _{BW(MAX)}	
Hex	Dec	R _{S(MIN)}	R _{S(MAX)}	Hex	Dec	R _{S(MIN)}	R _{S(MAX)}	Hex	Dec	R _{S(MIN)}	R _{S(MAX)}
00h	0	0.000	0.000	20h	32	12.549	18.824	40h	64	25.098	
01h	1	0.392	0.588	21h	33	12.941	19.412	41h	65	25.490	
02h	2	0.784	1.176	22h	34	13.333	20.000	42h	66	25.882	
03h	3	1.176	1.765	23h	35	13.725	20.588	43h	67	25.275	
04h	4	1.569	2.353	24h	36	14.118	21.176	44h	68	26.667	
05h	5	1.961	2.941	25h	37	14.510	21.765	45h	69	27.059	
06h	6	2.353	3.529	26h	38	14.902	22.353	46h	70	27.451	
07h	7	2.745	4.118	27h	39	15.294	22.941	47h	71	27.843	
08h	8	3.137	4.706	28h	40	15.686	23.529	48h	72	28.235	
09h	9	3.529	5.294	29h	41	16.078	24.118	49h	73	28.627	
0Ah	10	3.922	5.882	2Ah	42	16.471	24.706	4Ah	74	29.020	
0Bh	11	4.314	6.471	2Bh	43	16.863	25.294	4Bh	75	29.412	
0Ch	12	4.706	7.059	2Ch	44	17.255	25.882	4Ch	76	29.804	
0Dh	13	5.098	7.647	2Dh	45	17.647	26.471	4Dh	77	30.196	
0Eh	14	5.490	8.235	2Eh	46	18.039	27.059	4Eh	78	30.588	
0Fh	15	5.882	8.824	2Fh	47	18.431	27.647	4Fh	79	30.980	
10h	16	5.275	9.412	30h	48	18.824	28.235	50h	80	31.373	
11h	17	6.667	10.000	31h	49	19.216	28.824	51h	81	31.765	
12h	18	7.059	10.588	32h	50	19.608	29.412	52h	82	32.157	
13h	19	7.451	11.176	33h	51	20.000	30.000	53h	83	32.549	
14h	20	7.843	11.765	34h	52	20.392	30.588	54h	84	32.941	
15h	21	8.235	12.353	35h	53	20.784	31.176	55h	85	33.333	
16h	22	8.627	12.941	36h	54	21.176	31.765	56h	86	33.725	
17h	23	9.020	13.529	37h	55	21.569	32.353	57h	87	34.118	
18h	24	9.412	14.118	38h	56	21.961	32.941	58h	88	34.510	
19h	25	9.804	14.706	39h	57	22.353	33.529	59h	89	34.902	
1Ah	26	10.196	15.294	3Ah	58	22.745	34.118	5Ah	90	35.294	
1Bh	27	10.588	15.882	3Bh	59	23.137	34.706	5Bh	91	35.686	
1Ch	28	10.980	16.471	3Ch	60	23.529	35.294	5Ch	92 - 255	36.0 ^(1, 2)	
1Dh	29	11.373	17.059	3Dh	61	23.922	35.882				
1Eh	30	11.765	17.647	3Eh	62	24.314	36.0 ^(1, 2)				
1Fh	31	12.157	18.235	3Fh	63	24.706					

Note 1: Calculated R_{BW} voltage is greater than 36V (highlighted in color), must be limited to 36V (V+ - V-).

^{2:} This wiper code and greater will limit the I_{BW} current to less than the maximum supported terminal current (I_T).

TABLE 5-5: MAX V_{BW} AT EACH WIPER CODE ($R_W = R_{FS} = R_{ZS} = 0\Omega$) FOR V+ - V- = 36V, 50 K Ω DEVICES

Co	ode	V _{BW}	(MAX)	Co	ode	V _B	V(MAX)	Co	de	V _{BW(MAX)}	
Hex	Dec	R _{S(MIN)}	R _{S(MAX)}	Hex	Dec	R _{S(MIN)}	R _{S(MAX)}	Hex	Dec	R _{S(MIN)}	R _{S(MA}
00h	0	0.000	0.000	10h	16	16.314	24,471	20h	32	32.627	
01h	1	1.020	1.529	11h	17	17.333	26.000	21h	33	33.647	
02h	2	2.039	3.059	12h	18	18.353	27.529	22h	34	34.667	
03h	3	3.059	4.588	13h	19	19.373	29.059	23h	35	35.686	
04h	4	4.078	6.118	14h	20	20.392	30.588	24h-FFh	36 - 255	36.0 ^(1, 2)	
05h	5	5.098	7.647	15h	21	21.412	32.118				
06h	6	6.118	9.176	16h	22	22.431	33.647				
07h	7	7.137	10.706	17h	23	23.451	35.176				
08h	8	8.157	12.235	18h	24	24.471	36.0 ^(1, 2)				
09h	9	9.176	13.765	19h	25	25.490					
0Ah	10	10.196	15.294	1Ah	26	26.510					
0Bh	11	11.216	16.824	1Bh	27	27.529					
0Ch	12	12.235	18.353	1Ch	28	28.549					
0Dh	13	13.255	19.882	1Dh	29	29.569					
0Eh	14	14.275	21.412	1Eh	30	30.588					
0Fh	15	15.294	22.941	1Fh	31	31.608					

Note 1: Calculated R_{BW} voltage is greater than 36V (highlighted in color), must be limited to 36V (V+ - V-).

TABLE 5-6: MAX V_{BW} AT EACH WIPER CODE ($R_W = R_{FS} = R_{ZS} = 0\Omega$) FOR V+ - V- = 36V, 100 K Ω DEVICES

Co	de	V _B	W(MAX)	Cod	de	V _{BW(M}	AX)
Hex	Dec	R _{S(MIN)}	R _{S(MAX)}	Hex	Dec	R _{S(MIN)}	R _{S(MAX)}
00h	0	0.000	0.000	10h	16	32.627	
01h	1	2.039	3.059	11h	17	34.667	
02h	2	4.078	6.118	12h - FFh	18 - 255	36.0 ^(1, 2)	
03h	3	6.118	9.176				•
04h	4	8.157	12.235				
05h	5	10.196	15.294				
06h	6	12.235	18.353	1			
07h	7	14.275	21.412	1			
08h	8	16.314	24.471	1			
09h	9	18.353	27.529				
0Ah	10	20.392	30.588	1			
0Bh	11	22.431	33.647	1			
0Ch	12	24.471	36.0 ^(1, 2)				
0Dh	13	26.510					
0Eh	14	28.549					
0Fh	15	30.588					

Note 1: Calculated R_{BW} voltage is greater than 36V (highlighted in color), must be limited to 36V (V+ - V-).

^{2:} This wiper code and greater will limit the I_{BW} current to less than the maximum supported terminal current (I_T) .

^{2:} This wiper code and greater will limit the I_{BW} current to less than the maximum supported terminal current (I_T) .

5.4 Variable Resistor (Rheostat)

A variable resistor is created using Terminal W and either Terminal A or Terminal B. Since the wiper code value of 0 connects the wiper to the Terminal B, the R_{BW} resistance increases with increasing wiper code value. Conversely, the R_{AW} resistance will decrease with increasing wiper code value. Figure 5-8 shows the connections from a potentiometer to create a rheostat configuration.





FIGURE 5-8: Rheostat Configuration.

Equation 5-4 shows the R_{BW} and R_{AW} calculations. The R_{BW} calculation is for the resistance between the wiper and Terminal B. The R_{AW} calculation is for the resistance between the wiper and Terminal A.

EQUATION 5-4: R_{BW} AND R_{AW} CALCULATION



5.5 Analog Circuitry Power Requirements

This device has two power supplies. One is for the digital interface (VL and DGND) and the other is for the high-voltage analog circuitry (V+ and V-). The maximum delta voltage between V+ and V- is 36V. The digital power signals must be between V+ and V-.

If the digital ground (DGND) pin is at half the potential of V+ (relative to V-), then the terminal pins potentials can be \pm (V+/2) relative to DGND.

Figure 5-9 shows the relationship of the four power signals. This shows that the V+/V- signals do not need to be symmetric around the DGND signal.

To ensure that the Wiper register has been properly loaded with the POR/BOR value, the V_L voltage must be at the minimum specified operating voltage (referenced to DGND).




FIGURE 5-9: Analog Circuitry Voltage Ranges.

5.6 Resistor Characteristics

5.6.1 V+/V- LOW VOLTAGE OPERATION

The resistor network is specified from 20V to 36V. At voltages below 20V, the resistor network will function, but the operational characteristics may be outside the specified limits. Please refer to **Section 2.0 "Typical Performance Curves"** for additional information.

5.6.2 RESISTOR TEMPCO

Biasing the ends (Terminal A and Terminal B) near midsupply ((V+ - |V-|) / 2) will give the worst switch resistance temperature coefficient (tempco).

5.7 Shutdown Control

Shutdown is used to minimize the device's current consumption. The MCP45HVX1 has two methods to achieve this:

- Hardware Shutdown Pin (SHDN)
- Terminal Control Register (TCON)

The Hardware Shutdown pin is backwards compatible with the MCP42X1 devices.

5.7.1 HARDWARE SHUTDOWN PIN (SHDN)

The \overline{SHDN} pin is available on the potentiometer devices. When the \overline{SHDN} pin is forced active (V_{II}):

- · The P0A terminal is disconnected
- The P0W terminal is connected to the P0B terminal (see Figure 4-5)
- The Serial Interface is NOT disabled, and all Serial Interface activity is executed

The Hardware Shutdown Pin mode does NOT corrupt the values in the volatile wiper registers nor the $\frac{TCON}{SHDN}$ register. When the Shutdown mode is exited $\frac{SHDN}{SHDN}$ pin is inactive $\frac{V_{IH}}{SHDN}$

- The device returns to the wiper setting specified by the volatile wiper value
- The TCON register bits return to controlling the terminal connection state




FIGURE 5-10: Hardware Shutdown Resistor Network Configuration.

5.7.2 TERMINAL CONTROL REGISTER (TCON)

The Terminal Control (TCON) register is a volatile register used to configure the connection of each resistor network terminal pin (A, B and W) to the Resistor Network. This register is shown in Register 4-1.

The R0HW bit forces the selected resistor network into the same state as the $\overline{\text{SHDN}}$ pin. Alternate low-power configurations may be achieved with the R0A, R0W and R0B bits.

When the R0HW bit is "0":

- · The P0A terminal is disconnected
- The P0W terminal is simultaneously connected to the P0B terminal (see Figure 5-11)

Note:

When the R0HW bit forces the resistor network into the hardware SHDN state, the state of the TCON0 register's R0A, R0W and R0B bits is overridden (ignored). When the state of the R0HW bit no longer forces the resistor network into the hardware SHDN state, the TCON0 register's R0A, R0W and R0B bits return to controlling the terminal connection state. In other words, the R0HW bit does not corrupt the state of the R0A, R0W and R0B bits.

The R0HW bit does NOT corrupt the values in the volatile wiper registers nor the TCON register. When the Shutdown mode is exited (R0HW bit = 1):

- The device returns to the wiper setting specified by the volatile wiper value
- The TCON register bits return to controlling the terminal connection state




FIGURE 5-11: Resistor Network Shutdown State (R0HW = 0).

5.7.3 INTERACTION OF SHDN PIN AND TCON REGISTER

Figure 5-12 shows how the SHDN pin signal and the R0HW bit signal interact to control the hardware shutdown of the resistor network.




FIGURE 5-12: R0HW bit and SHDN pin Interaction.

6.0 SERIAL INTERFACE (I²C)

The MCP45HVX1 devices support the I²C serial protocol. The MCP45HVX1 I²C module operates in Slave mode (does not generate the serial clock). Figure 6-1 shows a typical I²C interface connection.

The MCP45HVX1 devices use the two-wire I²C serial interface. This interface can operate in Standard, Fast or High-Speed mode. A device that sends data onto the bus is defined as transmitter, and a device receiving data as receiver. The bus has to be controlled by a master device which generates the serial clock (SCL), controls the bus access and generates the Start and Stop conditions. The MCP45HVX1 device works as slave. Both master and slave can operate as transmitter or receiver, but the master device determines which mode is activated. Communication is initiated by the master (microcontroller) which sends the Start bit, followed by the slave address byte. The first byte transmitted is always the slave address byte, which contains the device code, the address bits, and the R/\overline{W} bit.

Refer to the NXP I²C document for more details of the I²C specifications (UM10204, Ver. 05 Oct 2012).




FIGURE 6-1: Typical I²C Interface Block Diagram.

6.1 Signal Descriptions

The I²C interface uses up to four pins (signals). These are:

- · SDA (Serial Data)
- · SCL (Serial Clock)
- A0 (Address 0 bit)
- · A1 (Address 1 bit)

6.1.1 SERIAL DATA (SDA)

The Serial Data (SDA) signal is the data signal of the device. The value on this pin is latched on the rising edge of the SCL signal when the signal is an input.

With the exception of the Start and Stop conditions, the High or Low state of the SDA pin can only change when the clock signal on the SCL pin is Low. During the High period of the clock, the SDA pin's value (High or Low) must be stable. Changes in the SDA pin's value while the SCL pin is High will be interpreted as a Start or a Stop condition.

6.1.2 SERIAL CLOCK (SCL)

The Serial Clock (SCL) signal is the clock signal of the device. The rising edge of the SCL signal latches the value on the SDA pin. The MCP45HVX1 supports three I²C interface clock modes:

- · Standard mode: clock rates up to 100 kHz
- Fast mode: clock rates up to 400 kHz
- High-Speed mode (HS mode): clock rates up to 3.4 MHz

The MCP45HVX1 will not stretch the clock signal (SCL) since memory read access occurs fast enough.

Depending on the clock rate mode, the interface will display different characteristics.

6.1.3 THE ADDRESS BITS (A1:A0)

There are up to two hardware pins used to specify the device address. The number of address pins is determined by the part number.

The state of the A0 and A1 pins should be static, that is they should be tied High or tied Low.

6.2 I²C Operation

The MCP45HVX1 I²C module is compatible with the NXP I²C specification. The following lists some of the module's features:

- · 7-bit slave addressing
- · Supports three clock rate modes:
 - Standard mode, clock rates up to 100 kHz
 - Fast mode, clock rates up to 400 kHz
 - High-Speed mode (HS mode), clock rates up to 3.4 MHz
- · Support Multi-Master Applications
- · General call addressing

The I²C 10-bit addressing mode is not supported.

The NXP I²C specification only defines the field types, field lengths, timings, etc. of a frame. The frame content defines the behavior of the device. The frame content for the MCP45HVX1 is defined in **Section 7.0**.


6.2.1 I²C BIT STATES AND SEQUENCE

Figure 6-8 shows the I²C transfer sequence. The serial clock is generated by the master. The following definitions are used for the bit states:

- Start bit (S)
- · Data bit
- Acknowledge (A) bit (driven Low)/
 No Acknowledge (A) bit (not driven Low)
- Repeated Start bit (Sr)
- Stop bit (P)

6.2.1.1 Start Bit

The Start bit (see Figure 6-2) indicates the beginning of a data transfer sequence. The Start bit is defined as the SDA signal falling when the SCL signal is "High".



Giant Bi

6.2.1.2 Data Bit

The SDA signal may change state while the SCL signal is Low. While the SCL signal is High, the SDA signal MUST be stable (see Figure 6-3).




FIGURE 6-3: Data Bit.

6.2.1.3 Acknowledge (A) Bit

The A bit (see Figure 6-4) is typically a response from the receiving device to the transmitting device. Depending on the context of the transfer sequence, the A bit may indicate different things. Typically, the slave device will supply an A response after the Start bit and 8 "data" bits have been received. an A bit has the SDA signal Low.




FIGURE 6-4:

Acknowledge Waveform.

Not A (A) Response

The \overline{A} bit has the SDA signal High. Table 6-1 shows some of the conditions where the slave device will issue a Not A (\overline{A}) .

If an error condition occurs (such as an \overline{A} instead of A), then a Start bit must be issued to reset the command state machine.

TABLE 6-1: MCP45HVX1 A/A RESPONSES

		1
Event	Acknowledge Bit Response	Comment
General Call	А	Only if GCEN bit is set
Slave Address valid	Α	
Slave Address not valid	Ā	
Device Memory Address and specified command (AD3:AD0 and C1:C0) are an invalid combination	Ā	After device has received address and command
Bus Collision	N.A.	I ² C™ module resets, or a "don't care" if the colli- sion occurs on the master's "Start bit"

6.2.1.4 Repeated Start Bit

The Repeated Start bit (see Figure 6-5) indicates the current master device will attempt to continue communicating with the current slave device without releasing the I²C bus. The Repeated Start condition is the same as the Start condition, except that the Repeated Start bit follows a Start bit (with the Data bits + A bit) and not a Stop bit.

The Start bit is the beginning of a data transfer sequence and is defined as the SDA signal falling when the SCL signal is "High".

Note 1: A bus collision during the Repeated Start condition occurs if:

- SDA is sampled Low when SCL goes from low-to-high.
- SCL goes Low before SDA is asserted Low. This may indicate that another master is attempting to transmit a data '1'.




FIGURE 6-5: Repeat Start Condition Waveform.

6.2.1.5 Stop Bit

The Stop bit (see Figure 6-6) indicates the end of the I^2C Data Transfer Sequence. The Stop bit is defined as the SDA signal rising when the SCL signal is "High".

A Stop bit resets the I^2C interface of all MCP45HVX1 devices.




FIGURE 6-6: Stop Condition Receive or Transmit Mode.

6.2.2 CLOCK STRETCHING

"Clock Stretching" is something that the receiving device can do, to allow additional time to "respond" to the "data" that has been received.

The MCP45HVX1 will not stretch the clock signal (SCL) since memory read access occurs fast enough.

6.2.3 ABORTING A TRANSMISSION

If any part of the I²C transmission does not meet the command format, it is aborted. This can be intentionally accomplished with a Start or Stop condition. This is done so that noisy transmissions (usually an extra Start or Stop condition) are aborted before they corrupt the device.




FIGURE 6-7: Typical 8-Bit I²C Waveform Format.




FIGURE 6-8: I²C Data States and Bit Sequence.

6.2.4 ADDRESSING

The address byte is the first byte received following the Start condition from the master device. The address contains four (or more) fixed bits and (up to) three user-defined hardware address bits (pins A1 and A0). These 7-bits address the desired 1²C device. The A6:A2 address bits are fixed to '01111' and the device appends the value of following two address pins (A1 and A0).

Since there are address bits controlled by hardware pins, there may be up to four MCP45HVX1 devices on the same I²C bus.

Figure 6-9 shows the slave address byte format, which contains the seven address bits. There is also a read/write (R/\overline{W}) bit. Table 6-2 shows the fixed address for device.

Hardware Address Pins

The hardware address bits (A1, and A0) correspond to the logic level on the associated address pins. This allows up to four devices on the bus.




FIGURE 6-9: Slave Address Bits in the l^2 C Control Byte.

TABLE 6-2: DEVICE SLAVE ADDRESSES

Device	Address	Comment			
MCP45HVX1	'0111 1'b + A1:A0	Supports up to			
		4 devices.			
		(Note 1)			

Note 1: The fixed portion of the I²C address is different than the MCP44XX/MCP45XX/MCP46XX family ('0101 11', '0101 1', or '0101'). This allows the maximum number of both standard and high-voltage devices on the single I²C bus.

6.2.5 SLOPE CONTROL

The MCP45HVX1 implements slope control on the SDA output.

As the device transitions from HS mode to FS mode, the slope control parameter will change from the HS specification to the FS specification.

For Fast (FS) and High-Speed (HS) modes, the device has a spike suppression and a Schmitt trigger at SDA and SCL inputs.

6.2.6 HS MODE

The I²C specification requires that a High-Speed mode device must be 'activated' to operate in High-Speed (3.4 Mbit/s) mode. This is done by the master sending a special address byte following the Start bit. This byte is referred to as the High-Speed Master Mode Code (HSMMC).

The MCP45HVX1 device does not acknowledge this byte. However, upon receiving this command, the device switches to HS mode. The device can now communicate at up to 3.4 Mbit/s on SDA and SCL lines. The device will switch out of the HS mode on the next Stop condition.

The master code is sent as follows:

- 1. Start condition (S)
- High-Speed Master Mode Code (0000 1xxx), The xxx bits are unique to the High-Speed (HS) mode master.
- 3. No Acknowledge (\overline{A})

After switching to the High-Speed mode, the next transferred byte is the I²C control byte, which specifies the device to communicate with, and any number of data bytes plus acknowledgments. The master device can then issue either a Repeated Start bit to address a different device (at high speed) or a Stop bit to return to Fast/Standard bus speed. After the Stop bit, any other master device (in a multi-master system) can arbitrate for the I²C bus.

See Figure 6-10 for illustration of HS mode command sequence.

For more information on the HS mode, or other I^2C modes, please refer to the Phillips I^2C specification.

6.2.6.1 Slope Control

The slope control on the SDA output is different between the Fast/Standard Speed and the High-Speed Clock modes of the interface.

6.2.6.2 Pulse Gobbler

The pulse gobbler on the SCL pin is automatically adjusted to suppress spikes < 10 ns during HS mode.




FIGURE 6-10: HS Mode Sequence.

6.2.7 GENERAL CALL

The General Call is a method that the "master" device can communicate with all other "slave" devices. In a multi-master application, the other master devices are operating in Slave mode. The General Call address has two documented formats. These are shown in Figure 6-11. We have added an MCP45HVX1 format in this figure as well.

This will allow customers to have multiple I^2C digital potentiometers on the bus and have them operate in a synchronous fashion (analogous to the DAC Sync pin functionality). If these MCP45HVX1 7-bit commands conflict with other I^2C devices on the bus, then the customer will need two I^2C buses and ensure that the devices are on the correct bus for their desired application functionality.

Dual Pot devices can not update both Pot0 and Pot1 from a single command. To address this, there are General Call commands for the Wiper 0, Wiper 1, and the TCON registers.

Table 6-3 shows the General Call commands. Three commands are specified by the I²C specification and are not applicable to the MCP45HVX1 (so command is Not Acknowledged) The MCP45HVX1 General Call commands are Acknowledged. Any other command is Not Acknowledged.

Note: Only one General Call command per issue of the General Call control byte. Any additional General Call commands are

ignored and Not Acknowledged.

TABLE 6-3: GENERAL CALL COMMANDS

	
7-bit Command (1, 2, 3)	Comment
'1000 000'b or '1000 001'b	Write next byte (third byte) to volatile Wiper 0 register
'1100 000'b or '1100 001'b	Write Next Byte (Third Byte) to TCON Register
'1000 010'b or '1000 011'b	Increment Wiper 0 Register
'1000 100'b or '1000 101'b	Decrement Wiper 0 Register

- **Note 1:** Any other code is Not Acknowledged. These codes may be used by other devices on the I²C bus.
 - 2: The 7-bit command always appends a "0" to form 8-bits.




FIGURE 6-11: General Call Formats.

N	1C	P	15	Н	V	/)	1	1
ıv					v		•	

	~	 O -
N	()	 ø.

7.0 DEVICE COMMANDS

The MCP45HVX1's I²C command formats are specified in this section. The I²C protocol does not specify how commands are formatted.

The MCP45HVX1 supports four basic commands. The location accessed determines the commands that are supported.

For the volatile wiper registers, these commands are:

- · Write Data
- · Read Data
- · Increment Data
- · Decrement Data

These commands have formats for both a single command or continuous commands. These commands are shown in Table 7-1.

TABLE 7-1: I²C COMMANDS

Com	mand	# 6 P.	Operates	
Operation	Mode	# of Bit Clocks ^(1, 2)	on Volatile/ Nonvolatile memory	
Write Data	Single	29	Both	
	Continuous	18n + 11	Volatile Only	
Read Data	Single	29	Both	
	Random	48	Both	
	Continuous	18n + 11	Both	
Increment	Single	20	Volatile Only	
Continuous		9n + 11	Volatile Only	
Decrement	Single	20	Volatile Only	
	Continuous	9n + 11	Volatile Only	

- **Note 1:** "n" indicates the number of times the command operation is to be repeated.
 - 2: These clock counts are for "standard" and "fast" I²C communication.

Table 7-2 shows the supported commands for each memory location.

Table 7-3 shows an overview of all the device commands and their interaction with other device features.

7.1 Command Byte

The MCP45HVX1 command byte has three fields: the address, the command operation, and two data bits (see Figure 7-1). Currently only one of the data bits is defined (D8).

The device memory is accessed when the master sends a proper command byte to select the desired operation. The memory location getting accessed is contained in the command byte's AD3:AD0 bits. The action desired is contained in the command byte's C1:C0 bits, see Figure 7-1. C1:C0 determines if the desired memory location will be read, written, incremented (wiper setting +1) or decremented (wiper setting -1). The Increment and Decrement commands are only valid on the volatile Wiper register.

If the address bits and command bits are not a valid combination, then the MCP45HVX1 will generate a Not Acknowledge pulse to indicate the invalid combination. The I²C master device must then force a Start condition to reset the MCP45HVX1 I²C module.

D9 and D8 are unused data bits. These bits maintain code compatibility with the MCP44XX, MCP45XX, and MCP46XX devices.




FIGURE 7-1: Command Byte Format.

TABLE 7-2: MEMORY MAP AND THE SUPPORTED COMMANDS

Address		Command	Data	Comment	
Value	Function	Command	(10-bits) ⁽¹⁾	Comment	
00h	Volatile Wiper 0	Write Data	nn nnnn nnnn		
		Read Data (3)	nn nnnn nnnn		
		Increment Wiper	_		
		Decrement Wiper	_		
01h-03h	Reserved	_	_		
04h ⁽²⁾	Volatile	Write Data	nn nnnn nnnn		
	TCON 0 Register	Read Data (3)	nn nnnn nnnn		
05h-FFh	Reserved	_	_		

- **Note 1:** The data memory is 8-bits wide, so the two MSbs are ignored by the device. This is for compatibility with the MCP44XX, MCP45XX, and MCP46XX command formats.
 - 2: Increment or Decrement commands are invalid for these addresses.
 - **3:** I²C read operation will read two bytes, of which the 8 bits of data are contained within the Least Significant Byte (LSB). This is for compatibility with the MCP44XX, MCP45XX, and MCP46XX command formats.

7.2 Data Byte

Only the Read command and the Write command have data byte(s). Even though only one byte of data is required for the commands, the supported commands will be formatted for compatibility with the MCP44XX, MCP45XX, and MCP46XX command formats with support of 10 bits of data.

7.3 Error Condition

If the four address bits received (AD3:AD0) and the two command bits received (C1:C0) are a valid combination, the MCP45HVX1 will Acknowledge the $\rm I^2C$ bus.

If the address bits and command bits are an invalid combination, then the MCP45HVX1 will Not Acknowledge the $\rm I^2C$ bus.

Once an error condition has occurred, any following commands are ignored until the I²C bus is reset with a Start condition.

7.3.1 ABORTING A TRANSMISSION

A Restart or Stop condition in the expected data bit position will abort the current command sequence and data will not be written to the MCP45HVX1.

TABLE 7-3: COMMANDS

	# of Bit Clocks		
Command Name	Single	Continuous (1)	
Write Data	29	18n + 11	
Read Data	29 ⁽²⁾	18n + 11	
Increment Wiper	20	9n + 11	
Decrement Wiper	20	9n + 11	

Note 1: "n" indicates the number of times the command operation is to be repeated.

2: For a random read (read from any memory location), 40 bit clocks are required.

7.4 Write Data

The Write command format, see Figure 7-2, includes the I 2 C control byte, an A bit, the MCP45HVX1 command byte, an A bit, the MCP45HVX1 data byte, an A bit, and a Stop (or Restart) condition. The MCP45HVX1 generates the A / \overline{A} bits.

A Write command to a volatile memory location changes that location after a properly formatted Write command and the A/A clock have been received.

7.4.1 SINGLE WRITE TO VOLATILE MEMORY

Data is written to the MCP45HVX1 after every byte transfer (during the Acknowledge). If a Stop or Restart condition is generated during a data transfer (before the A), the data will not be written to the MCP45HVX1. After the A bit, the master can initiate the next sequence with a Stop or Restart condition.

Refer to Figure 7-2 for the byte write sequence.

7.4.2 CONTINUOUS WRITES TO VOLATILE MEMORY

A Continuous Write mode of operation is possible when writing to the volatile memory registers (address 00h and 04h). This Continuous Write mode allows writes without a Stop or Restart condition or repeated transmissions of the I²C Control Byte. Figure 7-3 shows the sequence for three continuous writes. The writes do not need to be to the same volatile memory address. The sequence ends with the master sending a Stop or Restart condition.




FIGURE 7-2: I²C Write Sequence.




FIGURE 7-3: I²C Continuous Volatile Wiper Write.

7.5 Read Data

The Read command format, see Figure 7-4, includes the Start condition, I^2C control byte (with R/W bit set to "0"), A bit, MCP45HVX1 command byte, A bit, followed by a Repeated Start bit, I^2C control byte (with R/W bit set to "1"), and the MCP45HVX1 transmitting the requested data high byte, and A bit, the data low byte, the master generating the \overline{A} , and Stop condition.

The I^2C control byte requires the R/W bit equal to a logic one (R/W = 1) to generate a read sequence. The memory location read will be the last address contained in a valid write MCP45HVX1 command byte or address 00h if no write operations have occurred since the device was reset (Power-On Reset or Brown-Out Reset).

Note: The MSB (Most Significant Byte) of the 16 read bits is all 0 's to maintain read command format compatibility with the MCP44XX/MCP45XX/MCP46XX families of devices

7.5.1 SINGLE READ

Figure 7-4 shows the waveforms for a single read.

For *single reads* the master sends a Stop or Restart condition after the data byte is sent from the slave.

7.5.1.1 Random Read

Figure 7-5 shows the sequence for a Random Read.

7.5.2 CONTINUOUS READS


Continuous reads allows the devices' memory to be read quickly. Continuous reads are possible to all memory locations.

Figure 7-6 shows the sequence for three continuous reads.

For *continuous reads*, instead of transmitting a Stop or Restart condition after the data transfer, the master reads the next data byte. The sequence ends with the master Not Acknowledging and then sending a Stop or Restart.


7.5.3 IGNORING AN I²C TRANSMISSION AND "FALLING OFF" THE BUS

The MCP45HVX1 expects to receive complete, valid I^2C commands, and will assume any command not defined as valid is due to a bus corruption, and will enter a passive High condition on the SDA signal. All signals will be ignored until the next valid Start condition and control byte are received.



- **Note 1:** Master device is responsible for A/ \overline{A} signal. If a \overline{A} signal occurs, the MCP45HVX1 will abort this transfer and release the bus.
 - 2: The master device will Not Acknowledge, and the MCP45HVX1 will release the bus so the master device can generate a Stop or Repeated Start condition.
 - **3:** The MCP45HVX1 retains the last "Device Memory Address" that it has received. That is, the MCP45HVX1 does not "corrupt" the "Device Memory Address" after Repeated Start or Stop conditions.
 - **4:** The Device Memory Address pointer defaults to 00h on POR and BOR conditions.

FIGURE 7-4: I²C Read (Last Memory Address Accessed).



- **Note 1:** Master device is responsible for A/A signal. If a A signal occurs, the MCP45HVX1 will abort this transfer and release the bus.
 - **2:** The master device will Not Acknowledge, and the MCP45HVX1 will release the bus so the master device can generate a Stop or Repeated Start condition.
 - **3:** The MCP45HVX1 retains the last "Device Memory Address" that it has received. This is, the MCP45HVX1 does not "corrupt" the "Device Memory Address" after Repeated Start or Stop conditions.

FIGURE 7-5: I²C Random Read.




FIGURE 7-6: l^2C Continuous Reads.

7.6 Increment Wiper

The Increment command provides a quick and easy method to modify the potentiometer's wiper by +1 with minimal overhead. The Increment command will only function on the volatile wiper setting memory locations 00h and 01h. The Increment command to nonvolatile addresses will be ignored and will generate an \overline{A} .

Note: Table 7-4 shows the valid addresses for the Increment Wiper command. Other addresses are invalid.

When executing an Increment command, the volatile wiper setting will be altered from n to n+1 for each Increment command received. The value will increment up to 100h max on 8-bit devices and 80h on 7-bit devices. If multiple Increment commands are received after the value has reached 100h (or 80h), the value will not be incremented further. Table 7-4 shows the Increment command versus the current volatile wiper value.

The Increment command will most commonly be performed on the volatile wiper locations until a desired condition is met. The MCP45HVX1 is responsible for generating the A bits.

Refer to Figure 7-7 for the Increment command sequence. The sequence is terminated by the Stop condition. So when executing a continuous command string, the Increment command can be followed by any other valid command. This means that writes do not need to be to the same volatile memory address.

Note: The command sequence can go from an increment to any other valid command for the specified address. Issuing an increment or decrement to a reserved location will cause an error condition (A will be generated).

The advantage of using an Increment command instead of a read-modify-write series of commands is speed and simplicity. The wiper will transition after each command acknowledge when accessing the volatile wiper registers.

TABLE 7-4: INCREMENT OPERATION VS. VOLATILE WIPER VALUE

Current Wiper Setting		Wiper (W)	Increment Command	
7-bit Pot	8-bit Pot	Properties	Operates?	
7Fh	FFh	Full Scale (W = A)	No	
07Eh 40h	FEh 80	W = N		
3Fh	7Fh	W = N (Mid Scale)	Yes	
3Eh 01h	7Eh 01	W = N		
00h	00h	Zero Scale (W = B)	Yes	




FIGURE 7-7: I²C Increment Command Sequence.

7.7 Decrement Wiper

The Decrement command provides a quick and easy method to modify the potentiometer's wiper by -1 with minimal overhead. The Decrement command will only function on the volatile wiper setting memory locations 00h and 01h.

Note: Table 7-5 shows the valid addresses for the Decrement Wiper command. Other addresses are invalid.

When executing a Decrement command, the volatile wiper setting will be altered from n to n-1 for each Decrement command received. The value will decrement down to 000h min. If multiple Decrement commands are received after the value has reached 000h, the value will not be decremented further. Table 7-5 shows the Decrement command versus the current volatile wiper value.

The Decrement command will most commonly be performed on the volatile wiper locations until a desired condition is met.

Refer to Figure 7-8 for the Decrement command sequence. The sequence is terminated by the Stop condition. So when executing a continuous command string, the Decrement command can be followed by any other valid command. This means that writes do not need to be to the same volatile memory address.

Note: The command sequence can go from a decrement to any other valid command for the specified address.

The advantage of using a Decrement command instead of a read-modify-write series of commands is speed and simplicity. The wiper will transition after each command acknowledge when accessing the volatile wiper registers.

TABLE 7-5: DECREMENT OPERATION VS. VOLATILE WIPER VALUE

Current Wiper Setting		Wiper (W)	Decrement Command	
7-bit Pot	8-bit Pot	Properties	Operates?	
7Fh	FFh	Full Scale (W = A)	Yes	
7Eh 40h	FEh 80	W = N		
3Fh	7Fh	W = N (Mid Scale)	Yes	
3Eh 01h	7Eh 01	W = N		
00h	00h	Zero Scale (W = B)	No	




FIGURE 7-8: I²C Decrement Command Sequence.



N	\cap	ΓF	Ç.

8.0 APPLICATIONS EXAMPLES

Digital potentiometers have a multitude of practical uses in modern electronic circuits. The most popular uses include precision calibration of set point thresholds, sensor trimming, LCD bias trimming, audio attenuation, adjustable power supplies, motor control overcurrent trip setting, adjustable gain amplifiers and offset trimming.

8.1 Using Shutdown Modes

Figure 8-1 shows a possible application circuit where the independent terminals could be used. Disconnecting the wiper allows the transistor input to be taken to the bias voltage level (disconnecting A and or B may be desired to reduce system current). Disconnecting Terminal A modifies the transistor input by the R_{BW} rheostat value to the Common B. Disconnecting Terminal B modifies the transistor input by the R_{AW} rheostat value to the Common A. The Common A and Common B connections could be connected to V+ and V-.




FIGURE 8-1: Example Application Circuit using Terminal Disconnects.

8.2 Software Reset Sequence

Note: This technique is documented in AN1028.

At times, it may become necessary to perform a Software Reset Sequence to ensure the MCP45HVX1 device is in a correct and known I²C Interface state. This technique only resets the I²C state machine.

This is useful if the MCP45HVX1 device powers-up in an incorrect state (due to excessive bus noise, etc), or if the master device is reset during communication. Figure 8-2 shows the communication sequence to software reset the device.




FIGURE 8-2: Software Reset Sequence Format.

The first Start bit will cause the device to reset from a state in which it is expecting to receive data from the master device. In this mode, the device is monitoring the data bus in Receive mode and can detect the Start bit forces an internal Reset.

The nine bits of '1' are used to force a Reset of those devices that could not be reset by the previous Start bit. This occurs only if the MCP45HVX1 is driving an A bit on the I²C bus, or is in Output mode (from a Read command) and is driving a data bit of '0' onto the I²C bus. In both of these cases, the previous Start bit could not be generated due to the MCP45HVX1 holding the bus Low. By sending out nine '1' bits, it is ensured that the device will see an \overline{A} bit (the master device does not drive the I²C bus Low to acknowledge the data sent by the MCP45HVX1), which also forces the MCP45HVX1 to reset.

The second Start bit is sent to address the rare possibility of an erroneous write. This could occur if the master device was reset while sending a Write command to the MCP45HVX1, and then as the master device returns to normal operation and issues a Start condition while the MCP45HVX1 is issuing an Acknowledge. In this case, if the 2nd Start bit is not sent (and the Stop bit was sent) the MCP45HVX1 could initiate a write cycle.

Note: The potential for this erroneous write *only* occurs if the master device is reset while sending a Write command to the MCP45HVX1.

The Stop bit terminates the current I²C bus activity. The MCP45HVX1 waits to detect the next Start condition.

This sequence does not effect any other I²C devices which may be on the bus, as they should disregard this as an invalid command.

8.3 High-Voltage DAC

A high-voltage DAC can be implemented using the MCP45HVX1, with voltages as high as 36V. The circuit is shown in Figure 8-3. The equation to calculate the voltage output is shown in Equation 8-1.




FIGURE 8-3:

High-Voltage DAC.

EQUATION 8-1: DAC OUTPUT VOLTAGE CALCULATION

8-bit
$$V_{OUT}(N) = \frac{N}{255} \times (V_D \times (1 + \frac{R1}{R2}))$$

$$N = 0 \text{ to } 255 \text{ (decimal)}$$
7-bit
$$V_{OUT}(N) = \frac{N}{127} \times (V_D \times (1 + \frac{R1}{R2}))$$

$$N = 0 \text{ to } 127 \text{ (decimal)}$$

8.4 Variable Gain Instrumentation Amplifier

A variable gain instrumentation amplifier can be implemented using the MCP45HVX1 along with a high-voltage dual analog switch and a high-voltage instrumentation amplifier.

Figure 8-3. The equation to calculate the voltage output is shown in Equation 8-2.




FIGURE 8-4:

Variable Gain

Instrumentation Amplifier for Data Acquisition System.

EQUATION 8-2: DAC OUTPUT VOLTAGE CALCULATION

8-bit
$$Gain(N) = 1 + \frac{49.4 \text{ k}\Omega}{(\text{N} / 255) \text{ x R}_{AB}}$$

$$N = 0 \text{ to } 255 \text{ (decimal)}$$
7-bit
$$Gain(N) = 1 + \frac{49.4 \text{ k}\Omega}{(\text{N} / 127) \text{ x R}_{AB}}$$

$$N = 0 \text{ to } 127 \text{ (decimal)}$$

8.5 Audio Volume Control

A digital volume control can be implemented with the MCP45HVX1. Figure 8-5 shows a simple audio volume control implementation.

Figure 8-6 shows a circuit-referenced voltage detect circuit. The output of this circuit could be used to control the Wiper Latch of the MCP45HVX1 device in the Audio Volume control circuit to reduce zipper noise or to update the different channels at the same time.

The op amp (U1) could be an MCP6001, while the general purpose comparators (U2 and U3) could be an MCP6541. U4 is a simple AND gate.

U1 establishes the signal zero reference. The <u>upper</u> limit of the comparator is set above its offset. The \overline{WLAT} pin is forced High whenever the voltage falls between 2.502V and 2.497V (a 0.005V window).

The capacitor C1 AC couples the V_{IN} signal into the circuit, before feeding into the windowed comparator (and MCP45HVX1 Terminal A pin).




FIGURE 8-5:

Audio Volume Control.




FIGURE 8-6:

Referenced Voltage

Crossing Detect.

8.6 Programmable Power Supply

The ADP1611 is a step-up DC-to-DC switching converter. Using the MCP45HVX1 device allows the power supply to be programmable up to 20V. Figure 8-7 shows a programmable power supply implementation.

Equation 8-3 shows the equation to calculate the output voltage of the programmable power supply. This output is derived from the R_{BW} resistance of the MCP45HVX1 device and the R_2 resistor. The ADP1611 will adjust its output voltage to maintain 1.23V on the FB pin.

When power is connected, L1 acts as a short, and V_{OUT} is a diode drop below the +5V voltage. The V_{OUT} voltage will ramp to the programmed value.




FIGURE 8-7: Supply.

8-7: Programmable Power

EQUATION 8-3: POWER SUPPLY OUTPUT VOLTAGE CALCULATION

8-bit
$$V_{OUT}(N) = 1.23V \times (1 + (\frac{\frac{N * R_{AB}}{255}}{R_2}))$$

$$N = 0 \text{ to } 255 \text{ (decimal)}$$
7-bit
$$V_{OUT}(N) = 1.23V \times (1 + (\frac{\frac{N * R_{AB}}{127}}{R_2}))$$

$$N = 0 \text{ to } 127 \text{ (decimal)}$$

8.7 Programmable Bidirectional Current Source

A programmable bidirectional current source can be implemented with the MCP45HVX1. Figure 8-8 shows an implementation where U1 and U2 work together to deliver the desired current (dependent on selected device) in both directions. The circuit is symmetrical ($R_{1A} = R_{1B}, R_{2A} = R_{2B}, R_{3A} = R_{3B}$) in order to improve stability. If the resistors are matched, the load current (I_1) calculation is shown below:

EQUATION 8-4: LOAD CURRENT (IL)

$$I_L = \frac{(R_{2A} + R_{3A})}{R_{1A} * R_{3A}} \times V_W$$




FIGURE 8-8:
Current Source.

Programmable Bidirectional

8.8 LCD Contrast Control

The MCP45HVX1 can be used for LCD contrast control. Figure 8-9 shows a simple programmable LCD contrast control implementation.

Some LCD panels support a fixed power supply of up to 28V. The high-voltage digital potentiometer's wiper can support contrast adjustments through the entire voltage range.




FIGURE 8-9: Programmable Contrast Control.

8.9 Implementing Log Steps with a Linear Digital Potentiometer

In audio volume control applications, the use of logarithmic steps is desirable since the human ear hears in a logarithmic manner. The use of a linear potentiometer can approximate a log potentiometer, but with fewer steps. An 8-bit potentiometer can achieve fourteen 3 dB log steps plus a 100% (0 dB) and a mute setting.

Figure 8-10 shows a block diagram of one of the MCP45HVx1 resistor networks being used to attenuate an input signal. In this case, the attenuation will be ground referenced. Terminal B can be connected to a Common mode voltage, but the voltages on the A, B and wiper terminals must not exceed the MCP45HVx1's V+/V- voltage limits.




FIGURE 8-10: Signal Attenuation Block Diagram – Ground Referenced.

Equation 8-5 shows the equation to calculate voltage dB gain ratios for the digital potentiometer, while Equation 8-6 shows the equation to calculate resistance dB gain ratios. These two equations assume that the B terminal is connected to ground.

If Terminal B is not directly resistively connected to ground, then this Terminal B to ground resistance (R_{B2GND}) must be included into the calculation. Equation 8-7 shows this equation.

EQUATION 8-5: dB CALCULATIONS (VOLTAGE)

$L = 20 * log_{10} (V_{OUT} / V_{IN})$									
	dB V _{OUT} / V _{IN} Ratio								
	-3 -2 -1	0.70795 0.79433 0.89125							

EQUATION 8-6: dB CALCULATIONS (RESISTANCE) – CASE 1

Terminal B connected to Ground (see Figure 8-10) $L = 20 * log_{10} (R_{BW} / R_{AB})$

EQUATION 8-7: dB CALCULATIONS (RESISTANCE) – CASE 2

Terminal B through R_{B2GND} to Ground $L = 20 * log_{10} ((R_{BW} + R_{B2GND}) / (R_{AB} + R_{B2GND}))$

Table 8-1 shows the codes that can be used for 8-bit digital potentiometers to implement the log attenuation. The table shows the wiper codes for -3 dB, -2 dB, and -1 dB attenuation steps. This table also shows the calculated attenuation based on the wiper code's linear step. Calculated attenuation values less than the desired attenuation are shown with red text. At lower wiper code values, the attenuation may skip a step. If this occurs, the next attenuation value is colored magenta to highlight that a skip occurred. For example, in the -3 dB column the -48 dB value is highlighted since the -45 dB step could not be implemented (there are no wiper codes between 2 and 1).

TABLE 8-1: LINEAR TO LOG ATTENUATION FOR 8-BIT DIGITAL POTENTIOMETERS

## Page		-3 dB Steps		-2 dB Steps			-1 dB Steps			
1				Attenuation			Attenuation			Attenuation
2	0	0 dB	255	0 dB	0 dB	255	0 dB	0 dB	255	0 dB
3	1	-3 dB	180	-3.025 dB	-2 dB	203	-1.981 dB	-1 dB	227	-1.010 dB
4	2	-6 dB	128	-5.987 dB	-4 dB	161	-3.994 dB	-2 dB	203	-1.981 dB
5 -15 dB 45 -15.067 dB -10 dB 81 -9.961 dB -5 dB 143 -5.024 dB 6 -18 dB 32 -18.028 dB -12 dB 64 -12.007 dB -6 dB 128 -5.987 dB 7 -21 dB 23 -20.896 dB -14 dB 51 -13.979 dB -7 dB 114 -6.993 dB 8 -24 dB 16 -24.048 dB -16 dB 40 -16.090 dB -8 dB 101 -6.904 dB 9 -27 dB 11 -27.303 dB -18 dB 32 -18.028 dB -9 dB 90 -9.046 dB 10 -30 dB 8 -30.069 dB -20 dB 25 20.172 dB -10 dB 81 -9.961 dB 11 -33 dB 6 -32.568 dB -20 dB 25 20.172 dB -10 dB 81 -9.046 dB 12 -36 dB 4 -36.090 dB -24 dB 16 -24.048 dB 12 dB -12 dB 41.20.07 dB <t< td=""><td>3</td><td>-9dB</td><td>90</td><td>-9.046 dB</td><td>-6 dB</td><td>128</td><td>-5.987 dB</td><td>-3 dB</td><td>180</td><td>-3.025 dB</td></t<>	3	-9dB	90	-9.046 dB	-6 dB	128	-5.987 dB	-3 dB	180	-3.025 dB
6	4		64	-12.007 dB	-8 dB	101	-8.044 dB	-4 dB	161	-3.994 dB
7 -21 dB 23 -20.896 dB -14 dB 51 -13.979 dB -7 dB 114 -6.993 dB 8 -24 dB 16 -24.048 dB -16 dB 40 -16.090 dB -8 dB 101 -8.044 dB 9 -27 dB 11 -27.303 dB -18 dB 32 -18.028 dB -9 dB 90 -9.046 dB 10 -30 dB 8 -30.069 dB -20 dB 25 -20.172 dB -10 dB 81 -9.961 dB 11 -33 dB 6 -32.568 dB -22 dB 20 -22.110 dB -11 dB 72 -10.984 dB 12 -36 dB 4 -36.090 dB -24 dB 16 -24.048 dB -12 dB 64 -12.007 dB 13 -39 dB 3 -38.588 dB -26 dB 13 -25.852 dB -13 dB 57 -13.013 dB 14 -42 dB 2 -42.110 dB -28 dB 10 -28.131 dB -14 dB 51 -15.067 dB	5	-15 dB	45	-15.067 dB	-10 dB	81	-9.961 dB	-5 dB	143	-5.024 dB
8 -24 dB 16 -24.048 dB -16 dB 40 -16.090 dB -8 dB 101 -8.044 dB 9 -27 dB 11 -27.303 dB -18 dB 32 -18.028 dB -9 dB 90 -9.046 dB 10 -30 dB 8 -30.069 dB -20 dB 25 -20.172 dB -10 dB 81 -9.961 dB 11 -33 dB 6 -32.568 dB -22 dB 20 -22.110 dB -11 dB 72 -10.984 dB 12 -36 dB 4 -36.090 dB -24 dB 16 -24.048 dB -12 dB 64 -12.007 dB 13 -39 dB 3 -38.588 dB -26 dB 13 -25.852 dB -13 dB 57 -13.013 dB 14 -42 dB 2 -42.110 dB -28 dB 10 -28.131 dB -14 dB 51 -13.979 dB 15 -48 dB 1 -48.131 dB -30 dB 8 -30.069 dB -15 dB 45 -15.067 dB	6	-18 dB	32	-18.028 dB	-12 dB	64	-12.007 dB	-6 dB	128	-5.987 dB
9	7	-21 dB	23	-20.896 dB	-14 dB	51	-13.979 dB	-7 dB	114	-6.993 dB
10	8	-24 dB	16	-24.048 dB	-16 dB	40	-16.090 dB	-8 dB	101	-8.044 dB
11	9	-27 dB	11	-27.303 dB	-18 dB	32	-18.028 dB	-9 dB	90	-9.046 dB
12	10	-30 dB	8	-30.069 dB	-20 dB	25	-20.172 dB	-10 dB	81	-9.961 dB
13	11	-33 dB	6	-32.568 dB	-22 dB	20	-22.110 dB	-11 dB	72	-10.984 dB
14 -42 dB 2 -42.110 dB -28 dB 10 -28.131 dB -14 dB 51 -13.979 dB 15 -48 dB 1 -48.131 dB -30 dB 8 -30.069 dB -15 dB 45 -15.067 dB 16 Mute 0 Mute -32 dB 6 -32.602 dB -16 dB 40 -16.090 dB 17 -34 dB 5 -34.151 dB -17 dB 36 -17.005 dB 18 -36 dB 4 -36.090 dB -18 dB 32 -18.028 dB 19 -36 dB 4 -36.090 dB -18 dB 32 -18.028 dB 20 -38 dB 3 -38.588 dB -19 dB 29 -18.883 dB 21 -38 dB 1 -48.131 dB -20 dB 25 -20.172 dB 21 -48 dB 1 -48.131 dB -21 dB 23 -20.896 dB 22 4 -10 dB -22 dB 20 -22.110 dB -22 dB -22 dB	12	-36 dB	4	-36.090 dB	-24 dB	16	-24.048 dB	-12 dB	64	-12.007 dB
15	13	-39 dB	3	-38.588 dB	-26 dB	13	-25.852 dB	-13 dB	57	-13.013 dB
16 Mute 0 Mute -32 dB 6 -32.602 dB -16 dB 40 -16.090 dB 17 -34 dB 5 -34.151 dB -17 dB 36 -17.005 dB 18 -36 dB 4 -36.090 dB -18 dB 32 -18.028 dB 19 -38 dB 3 -38.588 dB -19 dB 29 -18.883 dB 20 -42 dB 2 -42.110 dB -20 dB 25 -20.172 dB 21 -48 dB 1 -48.131 dB -21 dB 23 -20.896 dB 22 -32 dB 18 -23.025 dB -24 dB 20 -22.110 dB 23 -23 dB 18 -23.025 dB -24 dB -24 dB 16 -24.048 dB 25 -24 dB 16 -24.048 dB -25 dB 14 -25.208 dB -26 dB 13 -25.852 dB -27 dB 11 -27.303 dB -29 dB -29 dB 9 -29.046 dB -30 dB -30.069 dB -31 dB <td< td=""><td>14</td><td>-42 dB</td><td>2</td><td>-42.110 dB</td><td>-28 dB</td><td>10</td><td>-28.131 dB</td><td>-14 dB</td><td>51</td><td>-13.979 dB</td></td<>	14	-42 dB	2	-42.110 dB	-28 dB	10	-28.131 dB	-14 dB	51	-13.979 dB
17 18 19 19 19 10 10 11 11 11 11 11 11 11 11 11 11 11	15	-48 dB	1	-48.131 dB	-30 dB	8	-30.069 dB	-15 dB	45	-15.067 dB
18	16	Mute	0	Mute	-32 dB	6	-32.602 dB	-16 dB	40	-16.090 dB
19 20 21 21 21 24 dB	17				-34 dB	5	-34.151 dB	-17 dB	36	-17.005 dB
20	18				-36 dB	4	-36.090 dB	-18 dB	32	-18.028 dB
21	19				-38 dB	3	-38.588 dB	-19 dB	29	-18.883 dB
Mute 0 Mute -22 dB 20 -22.110 dB 23 -23 dB 18 -23.025 dB 24 -24 dB 16 -24.048 dB 25 -25 dB 14 -25.208 dB 26 -26 dB 13 -25.852 dB 27 -27 dB 11 -27.303 dB 28 -28 dB 10 -28.131 dB 29 -29 dB 9 -29.046 dB 30 -30 dB 8 -30.069 dB 31 -31 dB 7 -31.229 dB 32 -33 dB 6 -32.568 dB -34 dB 5 -34.151 dB 34 -36 dB 4 -36.090 dB 35 -39 dB 3 -38.588 dB -42 dB 2 -42.110 dB 36 -42 dB 2 -42.110 dB	20				-42 dB	2	-42.110 dB	-20 dB	25	-20.172 dB
23	21				-48 dB	1	-48.131 dB	-21 dB	23	-20.896 dB
24 25 26 27 28 29 30 31 32 33 33 34 35 36 37	22				Mute	0	Mute	-22 dB	20	-22.110 dB
25	23							-23 dB	18	-23.025 dB
26 27 28 -28 dB 10 -28.131 dB 29 30 31 32 33 34 35 36 37	24							-24 dB	16	-24.048 dB
27 28 -28 dB 10 -28.131 dB 29 30 -29 dB 9 -29.046 dB 30 -30 dB 8 -30.069 dB 31 -31 dB 7 -31.229 dB 32 -33 dB 6 -32.568 dB 33 -34 dB 5 -34.151 dB 34 -36 dB 4 -36.090 dB 35 -39 dB 3 -38.588 dB -42 dB 2 -42.110 dB 37 -48 dB 1 -48.131 dB	25							-25 dB	14	-25.208 dB
28	26							-26 dB	13	-25.852 dB
29 dB 9 -29.046 dB 30 31 -30 dB 8 -30.069 dB 31 -31 dB 7 -31.229 dB 32 -33 dB 6 -32.568 dB 33 -34 dB 5 -34.151 dB 34 -36 dB 4 -36.090 dB 35 -39 dB 3 -38.588 dB 36 -42 dB 2 -42.110 dB 37	27							-27dB	11	-27.303 dB
30	28							-28 dB	10	-28.131 dB
31	29							-29 dB	9	-29.046 dB
32 33 dB 6 -32.568 dB 33 34 35 36 36 37 38 38 38 38 37 38 38 38 37 38 38 38 38 38 38 38 38 38 38 38 38 38	30							-30 dB	8	-30.069 dB
33	31							-31 dB	7	-31.229 dB
34 -36 dB 4 -36.090 dB 35 -39 dB 3 -38.588 dB 36 -42 dB 2 -42.110 dB 37 -48 dB 1 -48.131 dB	32							-33 dB	6	-32.568 dB
35 36 36 37 38.588 dB 3 -38.588 dB 2 -42.110 dB 37 48.131 dB	33							-34 dB	5	-34.151 dB
36 -42 dB 2 -42.110 dB 37 -48 dB 1 -48.131 dB	34							-36 dB	4	-36.090 dB
37 -48 dB 1 -48.131 dB	35							-39 dB	3	-38.588 dB
	36							-42 dB	2	-42.110 dB
	37							-48 dB	1	-48.131 dB
	38								0	Mute

Legend: Calculated Attenuation Value Color Code: **Black** -> Above Target Value; **Red** -> Below Target Value Desired Attenuation Value Color Code: **Magenta** -> Skipped Desired Attenuation Value(s).

Note 1: Attenuation values do not include errors from digital potentiometer errors, such as Full-Scale Error or Zero-Scale Error.

8.10 Using the General Call Command

The use of the General Call Address Increment, Decrement, or Write commands is analogous to the "Load" feature (LDAC pin) on some DACs (such as the MCP4921). This allows all the devices to "Update" the output level "at the same time".

For some applications, the ability to update the wiper values "at the same time" may be a requirement, since the delay from writing to one wiper value and then the next may cause application issues. A possible example would be a "tuned" circuit that uses several MCP45HVX1 in rheostat configuration. As the system condition changes (temperature, load, etc.) these devices need to be changed (incremented/decremented) to adjust for the system change. These changes will either be in the same direction or in opposite directions. With the Potentiometer device, the customer can either select the PxB terminals (same direction) or the PxA terminal(s) (opposite direction).

Figure 8-12 shows that the update of six devices takes $6*T_{I2CDLY}$ time in "normal" operation, but only $1*T_{I2CDLY}$ time in "General Call" operation.

Note: The application system may need to partition the I²C bus into multiple buses to ensure that the MCP45HVX1 General Call commands do not conflict with the General Call commands that the other I²C devices may have defined. Also, if only a portion of the MCP45HVX1 devices are to require this synchronous operation, then the devices that should not receive these commands should be on the second I²C bus.

Figure 8-11 shows two I²C bus configurations. In many cases, the single I²C bus configuration will be adequate. For applications that do not want all the MCP45HVX1 devices to do General Call support or have a conflict with General Call commands, the multiple I²C bus configuration would be used.




FIGURE 8-11: Typical Application I²C Bus Configurations.




FIGURE 8-12: Example Comparison of "Normal Operation" vs. "General Call Operation" Wiper Updates.

8.11 Design Considerations

In the design of a system with the MCP45HVX1 devices, the following considerations should be taken into account:

- Power Supply Considerations
- · Layout Considerations

8.11.1 POWER SUPPLY CONSIDERATIONS

The typical application will require a bypass capacitor in order to filter high-frequency noise, which can be induced onto the power supply's traces. The bypass capacitor helps to minimize the effect of these noise sources on signal integrity. Figure 8-13 illustrates an appropriate bypass strategy.

In this example, the recommended bypass capacitor value is 0.1 $\mu F.$ This capacitor should be placed as close (within 4 mm) to the device power pin (V_L) as possible.

The power source supplying these devices should be as clean as possible. If the application circuit has separate digital and analog power supplies, V+ and V-should reside on the analog plane.




FIGURE 8-13:

Typical Microcontroller

Connections.

8.11.2 LAYOUT CONSIDERATIONS

In the design of a system with the MCP45HVX1 devices, the following layout considerations should be taken into account:

- Noise
- PCB Area Requirements
- · Power Dissipation

8.11.2.1 Noise

Inductively-coupled AC transients and digital switching noise can degrade the input and output signal integrity, potentially masking the MCP45HVX1's performance. Careful board layout minimizes these effects and increases the Signal-to-Noise Ratio (SNR). Multi-layer boards utilizing a low-inductance ground plane, isolated inputs, isolated outputs and proper decoupling are critical to achieving the performance that the silicon is capable of providing. Particularly harsh environments may require shielding of critical signals.

If low noise is desired, breadboards and wire-wrapped boards are not recommended.

8.11.2.2 PCB Area Requirements

In some applications, PCB area is a criteria for device selection. Table 8-2 shows the package dimensions and area for the different package options. The table also shows the relative area factor compared to the smallest area. For space critical applications, the QFN package would be the suggested package.

TABLE 8-2: PACKAGE FOOTPRINT (1)

Package			Pa	ckage	Footpri	nt
S	Tuna Cada		Dimensions (mm)		(mm²)	e Area
Pins	Туре	Code	X	Y	Area (ı	Relative
14	TSSOP	ST	5.10	6.40	32.64	1.31
20	QFN	MQ	5.00	5.00	25.00	1

Note 1: Does not include recommended land pattern dimensions.

8.11.3 RESISTOR TEMPCO

Characterization curves of the resistor temperature coefficient (tempco) are shown in the device characterization graphs.

These curves show that the resistor network is designed to correct for the change in resistance as temperature increases. This technique reduces the end-to-end change in R_{AB} resistance.

8.11.3.1 Power Dissipation

The power dissipation of the high-voltage digital potentiometer will most likely be determined by the power dissipation through the resistor networks.

Table 8-3 shows the power dissipation through the resistor ladder (R_{AB}) when Terminal A = +18V and Terminal B = -18V. This is not the worst-case power dissipation based on the 25 mA terminal current specification. Table 8-3 shows the worst-case current (per resistor network), which is independent of the R_{AB} value).

TABLE 8-3: R_{AB} POWER DISSIPATION

R _{AB} Resistance (Ω)			V _A + V _B	Power	
Typical	Min	Max	= (V)	(mW) ⁽¹⁾	
5,000	4,000	6,000	36	324	
10,000	8,000	12,000	36	162	
50,000	40,000	60,000	36	32.4	
100,000	80,000	120,000	36	16.2	

Note 1: Power = $V * I = V^2/R_{AB(MIN)}$

TABLE 8-4: R_{BW} POWER DISSIPATION

R _{AB} (Ω) (Typical)	V _W + V _B = (V)	IBW (2) (mA)	Power (mW) ⁽¹⁾
5,000	36	25	900
10,000	36	12.5	450
50,000	36	6.5	234
100,000	36	6.5	234

Note 1: Power = V * I.

2: See Electrical Specifications (max I_W).

M	CP	45	Н١	/X 1
		-		, ,,

	~	 O -
N	()	 ø.

9.0 DEVICE OPTIONS

9.1 Standard Options

9.1.1 POR/BOR WIPER SETTING

The default wiper setting (mid scale) is indicated by the customer in three digit suffix: -202, -502, -103 and -503. Table 9-1 indicates the device's default settings.

TABLE 9-1: DEFAULT POR/BOR WIPER SETTING SELECTION

Typical R _{AB} Value	Package Code	Default POR Wiper Setting	Device Resolution	Wiper Code
5.0 kΩ	-502	Mid scale	8-bit	7Fh
			7-bit	3Fh
10.0 kΩ	-103	Mid scale	8-bit	7Fh
			7-bit	3Fh
50.0 kΩ	-503	Mid scale	8-bit	7Fh
			7-bit	3Fh
100.0 kΩ	-104	Mid scale	8-bit	7Fh
			7-bit	3Fh

9.2 Custom Options

Custom options can be made available.

9.2.1 CUSTOM WIPER VALUE ON POR/ BOR EVENT

Customers can specify a custom wiper setting via the Non-Standard Customer Authorization Request (NSCAR) process.

- Note 1: Non-Recurring Engineering (NRE) charges and minimum ordering requirements for custom orders. Please contact Microchip sales for additional information
 - **2:** A custom device will be assigned custom device marking.

M	CP	45	Н١	/X 1
		-		, ,,

	~	 O -
N	()	 ø.

10.0 DEVELOPMENT SUPPORT

10.1 Development Tools

Several development tools are available to assist in your design and evaluation of the MCP45HVX1 devices. The currently available tools are shown in Table 10-1.

Figure 10-1 shows how the TSSOP20EV bond-out PCB can be populated to easily evaluate the MCP45HVX1 devices. Evaluation can use the PICkit $^{\text{TM}}$ Serial Analyzer to control the position of the volatile wiper and state of the TCON register.

Figure 10-2 shows how the SOIC14EV bond-out PCB can be populated to evaluate the MCP45HVX1 devices. The use of the PICkit Serial Analyzer would require blue wire since the header H1 is not compatibly connected.

These boards may be purchased directly from the Microchip web site at www.microchip.com.

10.2 Technical Documentation

Several additional technical documents are available to assist you in your design and development. These technical documents include Application Notes, Technical Briefs and Design Guides. Table 10-2 shows some of these documents.

TABLE 10-1: DEVELOPMENT TOOLS

Board Name	Part #	Comment
20-pin TSSOP and SSOP Evaluation Board	TSSOP20EV	Can easily interface to PICkit™ Serial Analyzer (Order #: DV164122)
14-pin SOIC/TSSOP/DIP Evaluation Board	SOIC14EV	

TABLE 10-2: TECHNICAL DOCUMENTATION

Application Note Number	Title	Literature #
TB3073	Implementing a 10-bit Digital Potentiometer with an 8-bit Digital Potentiometer	DS93073
AN1316	Using Digital Potentiometers for Programmable Amplifier Gain	DS01316
AN1080	Understanding Digital Potentiometers Resistor Variations	DS01080
AN737	Using Digital Potentiometers to Design Low-Pass Adjustable Filters	DS00737
AN692	Using a Digital Potentiometer to Optimize a Precision Single Supply Photo Detect	DS00692
AN691	Optimizing the Digital Potentiometer in Precision Circuits	DS00691
AN219	Comparing Digital Potentiometers to Mechanical Potentiometers	DS00219
_	Digital Potentiometer Design Guide	DS22017
_	Signal Chain Design Guide	DS21825
_	Analog Solutions for Automotive Applications Design Guide	DS01005




FIGURE 10-1: Digital Potentiometer Evaluation Board Circuit Using TSSOP20EV.




FIGURE 10-2: Digital Potentiometer Evaluation Board Circuit Using SOIC14EV.


M	CP	45	Н١	/X 1
		-		, ,,


	~	 O -
N	()	 ø.

11.0 PACKAGING INFORMATION

11.1 Package Marking Information

14-Lead TSSOP (4.4 mm)






Part Number	Code	Part Number	Code
MCP45HV51-502E/ST	45H51502	MCP45HV31-502E/ST	45H31502
MCP45HV51-103E/ST	45H51103	MCP45HV31-103E/ST	45H31103
MCP45HV51-503E/ST	45H51503	MCP45HV31-503E/ST	45H31503
MCP45HV51-104E/ST	45H51104	MCP45HV31-104E/ST	45H31104

20-Lead QFN (5x5x0.9 mm)

PIN 1- XXXXXXXX XXXXXXXX XXXXXXX YYWWNNN Example



Part Number	Code	Part Number	Code
MCP45HV51-502E/MQ	502E/MQ	MCP45HV31-502E/MQ	502E/MQ
MCP45HV51-103E/MQ	103E/MQ	MCP45HV31-103E/MQ	103E/MQ
MCP45HV51-503E/MQ	503E/MQ	MCP45HV31-503E/MQ	503E/MQ
MCP45HV51-104E/MQ	104E/MQ	MCP45HV31-104E/MQ	104E/MQ

Legend: XX...X Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

RoHS Compliant JEDEC® designator for Matte Tin (Sn)


This package is RoHS Compliant. The RoHS Compliant JEDEC designator ((e3)) can be found on the outer packaging


for this package.


Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging








Microchip Technology Drawing C04-087C Sheet 1 of 2

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		I.	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX		
Number of Pins	N		14			
Pitch	е		0.65 BSC			
Overall Height	Α	1	i	1.20		
Molded Package Thickness	A2	0.80	1.00	1.05		
Standoff	A1	0.05	-	0.15		
Overall Width	Е		6.40 BSC			
Molded Package Width	E1	4.30	4.40	4.50		
Molded Package Length	D	4.90	5.00	5.10		
Foot Length	L	0.45	0.60	0.75		
Footprint	(L1)		1.00 REF			
Foot Angle	φ	0°	-	8°		
Lead Thickness	С	0.09	-	0.20		
Lead Width	b	0.19	-	0.30		

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-087C Sheet 2 of 2

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	N	IILLIMETER	S	
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е	0.65 BSC		
Contact Pad Spacing	C1		5.90	
Contact Pad Width (X14)	X1			0.45
Contact Pad Length (X14)	Y1			1.45
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2087A

20-Lead Plastic Quad Flat, No Lead Package (MQ) - 5x5x0.9 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	N	/ILLIMETER	S
Dimension	Limits	MIN	NOM	MAX
Number of Pins	Ν		20	
Pitch	е		0.65 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Width	Е	5.00 BSC		
Exposed Pad Width	E2	3.15	3.25	3.35
Overall Length	D	5.00 BSC		
Exposed Pad Length	D2	3.15	3.25	3.35
Contact Width	b	0.25	0.30	0.35
Contact Length	L	0.35	0.40	0.45
Contact-to-Exposed Pad	K	0.20	-	-


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-139B

20-Lead Plastic Quad Flat, No Lead Package (MQ) - 5x5 mm Body [QFN] With 0.40mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		N	MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	Е	0.65 BSC			
Optional Center Pad Width	W2			3.35	
Optional Center Pad Length	T2			3.35	
Contact Pad Spacing	C1		4.50		
Contact Pad Spacing	C2		4.50		
Contact Pad Width (X20)	X1			0.40	
Contact Pad Length (X20)	Y1			0.55	
Distance Between Pads	G	0.20		·	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2139A

APPENDIX A: REVISION HISTORY

Revision A (June 2014)

· Original Release of this Document.

APPENDIX B: TERMINOLOGY

This appendix discusses the terminology used in this document and it also describes how a parameter is measured.

B.1 Potentiometer (Voltage Divider)

The potentiometer configuration is when all three terminals of the device are tied to different nodes in the circuit. This allows the potentiometer to output a voltage proportional to the input voltage. This configuration is sometimes called Voltage Divider mode. The potentiometer is used to provide a variable voltage by adjusting the wiper position between the two endpoints as shown in Figure B-1. Reversing the polarity of the A and B terminals will not affect operation.




FIGURE B-1: POTENTIOMETER CONFIGURATION.

The temperature coefficient of the R_{AB} resistors is minimal by design. In this configuration, the resistors all change uniformly, so minimal variation should be seen.

B.2 Rheostat (Variable Resistor)

The rheostat configuration is when two of the three digital potentiometer's terminals are used as a resistive element in the circuit. With Terminal W (wiper) and either Terminal A or Terminal B, a variable resistor is created. The resistance will depend on the tap setting of the wiper (and the wiper's resistance). The resistance is controlled by changing the wiper setting. Figure B-2 shows the two possible resistors that can be used. Reversing the polarity of the A and B terminals will not affect operation.




FIGURE B-2: RHEOSTAT CONFIGURATION.

B.3 Resolution

The resolution is the number of wiper output states that divide the full-scale range. For the 8-bit digital potentiometer, the resolution is 28, meaning the digital potentiometer wiper code ranges from 0 to 255.

B.4 Step Resistance (R_S)

The resistance Step size (R_S) equates to one LSb of the resistor ladder. Equation B-1 shows the calculation for the step resistance (R_S).

EQUATION B-1: R_S CALCULATION

| Ideal |
$$R_{S(Ideal)} = \frac{R_{AB}}{2^{N}-1}$$
 or $\frac{(V_A - V_B)/I_{AB}}{2^{N}-1}$

Measured

$$R_{S(Measured)} = \frac{(V_{W(@FS)} - V_{W(@ZS)}) / I_{AB}}{2^{N} - 1}$$

where:

 $2^{N} - 1 = 255 (MCP45HV51/61)$

= 127 (MCP45HV31/41) V_A = Voltage on Terminal A pin

V_B = Voltage on Terminal B pin

I_{AB} = Measured Current through A and B pins

V_{W(@FS)} = Measured Voltage on W pin at

Full-Scale code (FFh or 7Fh)

 $V_{W(@ZS)}$ = Measured Voltage on W pin at

Zero-Scale code (00h)

Wiper Resistance **B.5**

Wiper resistance is the series resistance of the analog switch that connects the selected resistor ladder node to the Wiper terminal common signal (see Figure 5-1).

A value in the volatile Wiper register selects which analog switch to close, connecting the W terminal to the selected node of the resistor ladder.

The resistance is dependent on the voltages on the analog switch source, gate, and drain nodes, as well as the device's wiper code, temperature, and the current through the switch. As the device voltage decreases, the wiper resistance increases.

The wiper resistance is measured by forcing a current through the W and B terminals (IWB) and measuring the voltage on the W and A terminals (V_W and V_A). Terminal A is not biased. Equation B-2 shows how to calculate this resistance.

EQUATION B-2:
$$R_W$$
 CALCULATION
$$R_{W(Measured)} = \frac{(V_W - V_A)}{I_{WB}}$$

V_A = Voltage on Terminal A pin

V_W = Voltage on Terminal W pin

I_{WB} = Measured current through W and B pins

The wiper resistance in potentiometer-generated voltage divider applications is not a significant source of error (it does not affect the output voltage seen on the W pin).

The wiper resistance in rheostat applications can create significant nonlinearity as the wiper is moved toward zero scale (00h). The lower the nominal resistance, the greater the possible error.

B.6 R_{7S} Resistance

The analog switch between the resistor ladder and the Terminal B pin introduces a resistance, which we call the Zero-Scale resistance (R_{ZS}). Equation B-3 shows how to calculate this resistance.

EQUATION B-3: R_{ZS} CALCULATION

$$R_{ZS(Measured)} = \frac{(V_{W(@ZS)} - V_B)}{I_{AB}}$$

where:

 $V_{W(@ZS)}$ = Voltage on Terminal W pin

at Zero-Scale wiper code

V_B = Voltage on Terminal B pin

I_{WB} = Measured Current through A and B pins

B.7 R_{FS} Resistance

The analog switch between the resistor ladder and the Terminal A pin introduces a resistance, which we call the Full-Scale resistance (R_{FS}). Equation B-4 shows how to calculate this resistance.

EQUATION B-4: R_{FS} CALCULATION

$$R_{FS(Measured)} = \frac{(V_A - V_{W(@FS)})}{I_{AB}}$$

where:

V_A = Voltage on Terminal A pin

 $V_{W(@FS)}$ = Voltage on Terminal W pin

at Full-Scale wiper code

I_{WB} = Measured Current through A and B pins

B.8 Least Significant Bit (LSb)

This is the difference between two successive codes (either in resistance or voltage). For a given output range it is divided by the resolution of the device (Equation B-5).

EQUATION B-5: LSb CALCULATION

Ideal

In Resistance

In Voltage

LSb(Ideal) =

 $\frac{R_{AB}}{2^{N}-1}$

 $\frac{V_A - V_B}{2^N - 1}$

Measured

LSb(Measured) =

(V_{W(@FS)} - V_{W(@ZS)}) / I_{AB}

V_{W(@FS)} - V_{W(@ZS)}

where:

 $2^{N} - 1 = 255 (MCP45HV51)$

= 127 (MCP45HV31)

V_A = Voltage on Terminal A pin

V_B = Voltage on Terminal B pin

V_{AB} = Measured Voltage between A and B pins

I_{AB} = Measured Current through A and B pins

V_{W(@FS)} = Measured Voltage on W pin at

Full-Scale code (FFh or 7Fh)

 $V_{W(@ZS)}$ = Measured Voltage on W pin at

Zero-Scale code (00h)

B.9 Monotonic Operation

Monotonic operation means that the device's output (resistance (R_{BW}) or voltage (V_W)) increases with every one code step (LSb) increment of the Wiper register.




FIGURE B-3: THEORETICAL V_W OUTPUT VS CODE (MONOTONIC OPERATION).




FIGURE B-4: THEORETICAL R_{BW} OUTPUT VS CODE (MONOTONIC OPERATION).

B.10 Full-Scale Error (E_{FS})

The Full-Scale Error (see Figure B-5) is the error of the V_W pin relative to the expected V_W voltage (theoretical) for the maximum device wiper register code (code FFh for 8-bit and code 7Fh for 7-bit), see Equation B-6. The error is defined with no resistive load on the P0W pin.

The error in bits is determined by the theoretical voltage step size to give an error in LSb.

Note: Analog switch leakage increases with temperature. This leakage increases substantially at higher temperatures (> ~100°C). As analog switch leakage increases, the full-scale output value decreases, which increases the Full-Scale Error.

EQUATION B-6: FULL-SCALE ERROR

 $E_{FS} = \frac{V_{W(@FS)} \cdot V_A}{V_{LSb(IDEAL)}}$ Where: $E_{FS} \text{ is expressed in LSb}$ $V_{W@FS)} \text{ is the } V_W \text{ voltage when the Wiper register code is at Full-scale.}$ $V_{IDEAL(@FS)} \text{ is the ideal output voltage when the Wiper register code is at Full-scale.}$

 $V_{\text{LSb}(\text{IDEAL})}$ is the theoretical voltage step size.




FIGURE B-5: FULL-SCALE ERROR EXAMPLE.

B.11 Zero-Scale Error (E_{7S})

Note:

The Zero-Scale Error (see Figure B-6) is the difference between the ideal and measured V_{OUT} voltage with the Wiper register code equal to 00h (Equation B-7). The error is defined with no resistive load on the P0W pin.

The error in bits is determined by the theoretical voltage step size to give an error in LSb.

Analog switch leakage increases with temperature. This leakage increases substantially at higher temperatures (> ~100°C). As analog switch leakage increases the zero-scale output value decreases, which decreases the Zero-Scale Error.

EQUATION B-7: ZERO SCALE ERROR

$$E_{ZS} = \frac{V_{W@ZS)}}{V_{LSb(IDEAL)}}$$
 Where:
$$E_{FS} \text{ is expressed in LSb}$$

$$V_{W@ZS)} \text{ is the V}_{W} \text{ voltage when the Wiper register code is at Zero-scale.}$$

$$V_{LSb(IDEAL)} \text{ is the theoretical voltage step size.}$$




FIGURE B-6: ZERO-SCALE ERROR EXAMPLE.

B.12 Integral Nonlinearity (P-INL) Potentiometer Configuration

The Potentiometer Integral nonlinearity (P-INL) error is the maximum deviation of an actual V_W transfer function from an ideal transfer function (straight line).

In the MCP45HVX1, P-INL is calculated using the zeroscale and full-scale wiper code end points. P-INL is expressed in LSb. P-INL is also called relative accuracy. Equation B-8 shows how to calculate the P-INL error in LSb and Figure B-7 shows an example of P-INL accuracy.

Positive P-INL means higher V_W voltage than ideal. Negative P-INL means lower V_W voltage than ideal.

Note: Analog switch leakage increases with temperature. This leakage increases substantially at higher temperatures (>~100°C). As analog switch leakage increases, the Wiper output voltage (V_W) decreases, which affects the INL Error.

EQUATION B-8: P-INL ERROR


$$E_{INL} = \frac{ (\ V_{W(@Code)} - (\ V_{LSb(Measured)} \ ^* Code\)) }{V_{LSb(Measured)}}$$
 Where: INL is expressed in LSb.
$$Code = \text{Wiper Register Value}$$

$$V_{W(@Code)} = \text{The measured V}_{W} \text{ output voltage with a given Wiper register code}$$

$$V_{LSb} = \text{For Ideal:}$$

$$V_{AB} / \text{Resolution For Measured:}$$

$$(V_{W(@FS)} - V_{W(@ZS)}) / 255$$



B.13 Differential Nonlinearity (P-DNL) Potentiometer Configuration

The Potentiometer Differential nonlinearity (P-DNL) error (see Figure B-8) is the measure of V_W step size between codes. The ideal step size between codes is 1 LSb. A P-DNL error of zero would imply that every code is exactly 1 LSb wide. If the P-DNL error is less than 1 LSb, the digital potentiometer guarantees monotonic output and no missing codes. The P-DNL error between any two adjacent codes is calculated in Equation B-9.

P-DNL error is the measure of variations in code widths from the ideal code width.

Analog switch leakage increases with temperature. This leakage increases substantially at higher temperatures (> $\sim 100^{\circ}$ C). As analog switch leakage increases, the Wiper output voltage (V_W) decreases, which affects the DNL Error.

EQUATION B-9: P-DNL ERROR

Note:

$$E_{DNL} = \frac{(V_{W(code = n+1)} - V_{W(code = n)}) - V_{LSb(Measured)}}{V_{LSb(Measured)}}$$
Where:

DNL is expressed in LSb.
$$V_{W(Code = n)} = \text{The measured } V_{W} \text{ output voltage with a given Wiper register code.}$$

$$V_{LSb} = \text{For Ideal:} V_{AB} / \text{Resolution For Measured:} (V_{W(@FS)} - V_{W(@ZS)}) / \# \text{ of } R_{S}$$




FIGURE B-8: P-DNL ACCURACY.

B.14 Integral Nonlinearity (R-INL) Rheostat Configuration

The Rheostat Integral nonlinearity (R-INL) error is the maximum deviation of an actual R_{BW} transfer function from an ideal transfer function (straight line).

In the MCP45HVX1, INL is calculated using the Zero-Scale and Full-Scale wiper code end points. R-INL is expressed in LSb. R-INL is also called relative accuracy. Equation B-10 shows how to calculate the R-INL error in LSb and Figure B-9 shows an example of R-INL accuracy.


Positive R-INL means higher V_{OUT} voltage than ideal. Negative R-INL means lower V_{OUT} voltage than ideal.

EQUATION B-10: R-INL ERROR

$$E_{INL} = \frac{(R_{BW(@code)} - R_{BW(Ideal)})}{R_{LSb(Ideal)}}$$
 Where:
INL is expressed in LSb.
$$R_{BW(Code = n)} = \text{The measured R}_{BW} \text{ resistance with a given wiper register code}$$

$$R_{LSb} = \text{For Ideal:}$$

$$R_{AB} / \text{Resolution}$$
 For Measured:
$$R_{BW(@FS)} / \text{\# of R}_{S}$$



B.15 Differential Nonlinearity (R-DNL) Rheostat Configuration

The Rheostat Differential nonlinearity (R-DNL) error (see Figure B-10) is the measure of R_{BW} step size between codes in actual transfer function. The ideal step size between codes is 1 LSb. A R-DNL error of zero would imply that every code is exactly 1 LSb wide. If the R-DNL error is less than 1 LSb, the R_{BW} Resistance guarantees monotonic output and no missing codes. The R-DNL error between any two adjacent codes is calculated in Equation B-11.

R-DNL error is the measure of variations in code widths from the ideal code width. A R-DNL error of zero would imply that every code is exactly 1 LSb wide.

EQUATION B-11: R-DNL ERROR

$$\begin{split} E_{DNL} = & \frac{\left(\, R_{BW(code \, = \, n+1)} \, \cdot \, R_{BW(code \, = \, n)} \, \right) \, \cdot \, R_{LSb(Measured)} \,)}{R_{LSb(Measured)}} \end{split}$$
 Where:
DNL is expressed in LSb.
$$R_{BW(Code \, = \, n)} = & \text{The measured R}_{BW} \text{ resistance with a given wiper register code} \\ R_{LSb} = & \text{For Ideal:} \\ R_{AB} \, / \, \text{Resolution For Measured:} \\ R_{BW(@FS)} \, / \, \# \, \text{of R}_{S} \end{split}$$




FIGURE B-10: R-DNL ACCURACY.

B.16 Total Unadjusted Error (E_T)

The Total Unadjusted Error (E_T) is the difference between the ideal and measured V_W voltage. Typically, calibration of the output voltage is implemented to improve system performance.

The error in bits is determined by the theoretical voltage step size to give an error in LSb.

Equation B-12 shows the Total Unadjusted Error calculation.

Note: Analog switch leakage increases with temperature. This leakage increases substantially at higher temperatures (> ~100°C). As analog switch leakage increases, the Wiper output voltage (V_W) decreases, which affects the Total Unadjusted Error.

EQUATION B-12: TOTAL UNADJUSTED ERROR CALCULATION

$$E_T = \frac{ (V_{W_Actual(@code)} - V_{W_Ideal(@Code)}) }{V_{LSb(Ideal)}}$$
 Where:
$$E_T \text{ is expressed in LSb.}$$

$$V_{W_Actual(@code)} = \text{The measured W pin output voltage at the specified code}$$

$$V_{W_Ideal(@code)} = \text{The calculated W pin output voltage at the specified code}$$

$$(\text{code} * V_{LSb(Ideal)})$$

$$V_{LSb(Ideal)} = V_{AB} / \# R_{S}$$

$$8-bit = V_{AB} / 255$$

$$7-bit = V_{AB} / 127$$

B.17 Settling Time

The settling time is the time delay required for the V_W voltage to settle into its new output value. This time is measured from the start of code transition, to when the V_W voltage is within the specified accuracy. It is related to the RC characteristics of the resistor ladder and wiper switches.

In the MCP45HVX1, the settling time is a measure of the time delay until the V_W voltage reaches within 0.5 LSb of its final value, when the volatile Wiper register changes from zero scale to full scale (or full scale to zero scale).

B.18 Major-Code Transition Glitch

Major-code transition glitch is the impulse energy injected into the wiper pin when the code in the Wiper register changes state. It is normally specified as the area of the glitch in nV-Sec, and is measured when the digital code is changed by 1 LSb at the major carry transition (Example: 01111111 to 10000000, or 10000000 to 011111111).

B.19 Digital Feedthrough

The digital feedthrough is the glitch that appears at the analog output caused by coupling from the digital input pins of the device. The area of the glitch is expressed in nV-Sec, and is measured with a full-scale change (Example: all 0s to all 1s and vice versa) on the digital input pins. The digital feedthrough is measured when the digital potentiometer is not being written to the output register.

B.20 Power-Supply Sensitivity (PSS)

PSS indicates how the output (V_W or R_{BW}) of the digital potentiometer is affected by changes in the supply voltage. PSS is the ratio of the change in V_W to a change in V_L for mid-scale output of the digital potentiometer. The V_W is measured while the V_L is varied from 5.5V to 2.7V as a step, and expressed in %/%, which is the % change of the V_W output voltage with respect to the % change of the V_L voltage.

EQUATION B-13: PSS CALCULATION

$$PSS = \frac{ \left(\begin{array}{c} V_{W(@5.5V)} - V_{W(@2.7V)} \right) / V_{W(@5.5V)} \\ \hline (5.5V - 2.7V) / 5.5V \\ \end{array}$$
 Where:
$$PSS \text{ is expressed in } \% / \%.$$

$$V_{W(@5.5V)} = \begin{array}{c} \text{The measured V}_{W} \text{ output voltage with V}_{L} = 5.5V \\ \hline V_{W(@2.7V)} = \begin{array}{c} \text{The measured V}_{W} \text{ output voltage with V}_{L} = 2.7V \\ \end{array}$$

B.21 Power-Supply Rejection Ratio (PSRR)

PSRR indicates how the output of the digital potentiometer is affected by changes in the supply voltage. PSRR is the ratio of the change in V_W to a change in V_L for full-scale output of the digital potentiometer. The V_W is measured while the V_L is varied +/- 10% (V_A and V_B voltages held constant), and expressed in dB or $\mu V/V$.

B.22 Ratiometric Temperature Coefficient

The ratiometric temperature coefficient quantifies the error in the ratio R_{AW}/R_{WB} due to temperature drift. This is typically the critical error when using a digital potentiometer in a voltage divider configuration.

B.23 Absolute Temperature Coefficient

The absolute temperature coefficient quantifies the error in the end-to-end resistance (Nominal resistance R_{AB}) due to temperature drift. This is typically the critical error when using the device in an adjustable resistor configuration.

Characterization curves of the resistor temperature coefficient (tempco) are shown in **Section 2.0 "Typical Performance Curves"**.

B.24 -3dB Bandwidth

This is the frequency of the signal at the A terminal, that causes the voltage at the W pin to be -3dB from its expected value, based on its wiper code. The expected value is determined by the static voltage value on the A terminal and the wiper code value.

B.25 Resistor Noise Density (e_{N_WB})

This is the random noise generated by the device's internal resistances. It is specified as a spectral density (voltage per square root Hertz).

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	[X] ⁽¹⁾	XXX	<u>x</u>	<u>/XX</u>		amp M
	e and Reel R			Package	a)	5 I
(Option	Version	Range		b)	M:
Device:	MCP45HV31:	Single Pot	entiometer (7-b	it) with I ² C™ Interface	c)	M(
	MCP45HV51:	Single Po	tentiometer (8-b	oit) with I ² C Interface	d)	M0
Tape and Reel	T = Tap	e and Reel ⁽¹⁾				
Option:	"blank" = Tub	е			a)	М(5 І
Resistance	502 = 5 kΩ				b)	М
Version:	103 = 10 kΩ					10
	$503 = 50 \text{ k}\Omega$				c)	M
	104 = 100 kΩ					50
					d)	M
Temperature Range:	$E = -40^{\circ}C$	to +125°C				10
Package:	ST = Plastic	TSSOP-14, 14	1-lead		Not	e 1:
-	MQ = Plastic	QFN-20 (5x5)	, 20-lead			

oles:

- CP45HV51T-502E/ST kΩ, 8-bit, 14-LD TSSOP
- CP45HV51T-103E/ST 0 kΩ, 8-bit, 14-LD TSSOP
- CP45HV31T-503E/ST 0 kΩ, 7-bit, 14-LD TSSOP
- CP45HV31T-104E/MQ 00 kΩ, 7-bit, 20-LD QFN (5x5)
- CP45HV51T-502E/MQ kΩ, 8-bit, 20-LD QFN (5x5)
- CP45HV51T-103E/MQ $0 \text{ k}\Omega$, 8-bit, 20-LD QFN (5x5)
- CP45HV31T-503E/MQ 0 kΩ, 7-bit, 20-LD QFN (5x5)
- CP45HV31T-104E/MQ 00 kΩ, 7-bit, 20-LD QFN (5x5)

Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.

NOTES:

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
 knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
 Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2014, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN:978-1-63276-299-3

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support Web Address:

www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi. MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles

Mission Vieio, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Canada - Toronto Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong

Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongging Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

Fax: 91-80-3090-4123 India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7830 Taiwan - Taipei

Tel: 886-2-2508-8600 Fax: 886-2-2508-0102 Thailand - Bangkok

Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39

Fax: 43-7242-2244-393 Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 **Germany - Pforzheim**

Tel: 49-7231-424750

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

03/25/14

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Microchip:

MCP45HV31-103E/MQ MCP45HV31-103E/ST MCP45HV31-104E/MQ MCP45HV31-104E/ST MCP45HV31
502E/MQ MCP45HV31-502E/ST MCP45HV31-503E/MQ MCP45HV31-503E/ST MCP45HV51-103E/MQ

MCP45HV51-103E/ST MCP45HV51-104E/MQ MCP45HV51-104E/ST MCP45HV51-502E/MQ MCP45HV51-502E/ST

MCP45HV51-503E/MQ MCP45HV51-503E/ST MCP45HV51T-103E/ST MCP45HV51T-104E/MQ MCP45HV51T
104E/ST MCP45HV51T-502E/MQ MCP45HV51T-502E/ST MCP45HV51T-503E/MQ MCP45HV51T-503E/ST

MCP45HV31T-503E/MQ MCP45HV31T-104E/MQ MCP45HV31T-104E/ST MCP45HV31T-502E/MQ MCP45HV31T
502E/ST MCP45HV31T-103E/ST MCP45HV31T-103E/MQ MCP45HV31T-103E/MQ MCP45HV31T-103E/MQ