

October 1987 Revised May 2002

MM74C157 Quad 2-Input Multiplexers

General Description

The MM74C157 multiplexers are monolithic complementary MOS (CMOS) integrated circuits constructed with N-and P-channel enhancement transistors. They consist of four 2-input multiplexers with common select and enable inputs. When the enable input is at logical "0" the four outputs assume the values as selected from the inputs. When the enable input is at logical "1", the outputs assume logical "0". Select decoding is done internally resulting in a single select input only.

Features

■ Supply voltage range: 3V to 15V■ High noise immunity: 0.45 V_{CC} (typ.)


■ Low power: 50 nW (typ.)

■ Tenth power TTL compatible: Drive 2 LPTTL loads


Ordering Code:

Order Number	Package Number	Package Description			
MM74C157N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide			

Connection Diagram



Logic Diagram



Truth Table

Enable	Select	Α	В	Output Y
1	X	Х	Х	0
0	0	0	Х	0
0	0	1	X	1
0	1	Х	0	0
0	1	Χ	1	1

© 2002 Fairchild Semiconductor Corporation

DS005894

www.fairchildsemi.com

Absolute Maximum Ratings(Note 1)

 $\begin{tabular}{llll} Voltage at Any Pin & -0.3V to V_{CC} + 0.3V \\ Operating Temperature Range & -55^{\circ}C to +125^{\circ}C \\ Storage Temperature Range & -65^{\circ}C to +150^{\circ}C \\ Maximum V_{CC} Voltage & 18V \\ \end{tabular}$

Power Dissipation (P_D)

Dual-In-Line 700 mW Small Outline 500 mW

Operating V_{CC} Range 3V to 15V

Lead Temperature

(Soldering, 10 seconds) 260°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides

conditions for actual device operation.

DC Electrical Characteristics

Min/Max limits apply across temperature range unless otherwise noted

Symbol	Parameter	Conditions	Min	Тур	Max	Units
CMOS TO	смоѕ				•	•
V _{IN(1)}	Logical "1" Input Voltage	V _{CC} = 5V	3.5			V
		V _{CC} = 10V	8.0			v
V _{IN(0)}	Logical "0" Input Voltage	V _{CC} = 5V			1.5	V
		V _{CC} = 10V			2.0	V
V _{OUT(1)}	Logical "1" Output Voltage	V _{CC} = 5V	4.5			V
		V _{CC} = 10V	9.0			V
V _{OUT(0)}	Logical "0" Output Voltage	V _{CC} = 5V			0.5	V
		V _{CC} = 10V			1.0	V
I _{IN(1)}	Logical "1" Input Current	V _{CC} = 15V		0.005	1.0	μΑ
I _{IN(0)}	Logical "0" Input Current	V _{CC} = 15V	-1.0	-0.005		μΑ
I _{CC}	Supply Current	V _{CC} = 15V		0.05	60	μΑ
CMOS TO	TENTH POWER INTERFACE	•			•	
V _{IN(1)}	Logical "1" Input Voltage	V _{CC} = 4.75V	V _{CC} - 1.5			V
V _{IN(0)}	Logical "0" Input Voltage	V _{CC} = 4.75V			0.8	V
V _{OUT(1)}	Logical "1" Output Voltage	$V_{CC} = 4.75V, I_{O} = -360 \mu A$	2.4			V
V _{OUT(0)}	Logical "0" Output Voltage	$V_{CC} = 4.75V, I_O = 360 \mu A$			0.4	V
OUTPUT D	PRIVE (See Family Characteristics	Data Sheet) (Short Circuit Current)				
I _{SOURCE}	Output Source Current	$V_{CC} = 5V, V_{IN(0)} = 0V$	-1.75			mA
		$T_A = 25$ °C, $V_{OUT} = 0$ V				
I _{SOURCE}	Output Source Current	$V_{CC} = 10V, V_{IN(0)} = 0V$	-8.0			mA
		$T_A = 25$ °C, $V_{OUT} = 0V$				
I _{SINK}	Output Sink Current	$V_{CC} = 5V, V_{IN(1)} = 5V$	1.75			mA
		$T_A = 25$ °C, $V_{OUT} = V_{CC}$				
I _{SINK}	Output Sink Current	V _{CC} = 10V, V _{IN(1)} = 10V	8.0			mA
		$T_A = 25$ °C, $V_{OUT} = V_{CC}$				

AC Electrical Characteristics (Note 2)

 $T_A = 25^{\circ}C$, $C_L = 50$ pF, unless otherwise specified


Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{pd0} , t _{pd1}	Propagation Delay from	V _{CC} = 5.0V		150	250	ns
	Data to Output	$V_{CC} = 10V$		70	110	
t _{pd0} , t _{pd1}	Propagation Delay from	V _{CC} = 5V		180	300	ns
	Select to Output	$V_{CC} = 10V$		80	130	
t _{pd0} , t _{pd1}	Propagation Delay from	V _{CC} = 5V		180	300	ns
	Enable to Output	$V_{CC} = 10V$		80	130	
C _{IN}	Input Capacitance	(Note 3)		5		pF
C _{PD}	Power Dissipation	(Note 4)		20		pF
	Capacitance					


Note 2: AC Parameters are guaranteed by DC correlated testing.


Note 3: Capacitance is guaranteed by periodic testing.

Note 4: C_{PD} determines the no load AC power consumption of any CMOS device. For complete explanation, see Family Characteristics, Application Note AN-90.

Typical Applications







16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

www.fairchildsemi.com