

February 1984 Revised February 1999

MM74HCT138 3-to-8 Line Decoder

General Description

The MM74HCT138 decoder utilizes advanced silicon-gate CMOS technology, and are well suited to memory address decoding or data routing applications. Both circuits feature high noise immunity and low power consumption usually associated with CMOS circuitry, yet have speeds comparable to low power Schottky TTL logic.

The MM74HCT138 have 3 binary select inputs (A, B, and C). If the device is enabled these inputs determine which one of the eight normally HIGH outputs will go LOW. Two active LOW and one active HIGH enables (G1, G2A and G2B) are provided to ease the cascading decoders.

The decoders' output can drive 10 low power Schottky TTL equivalent loads and are functionally and pin equivalent to

the 74LS138. All inputs are protected from damage due to static discharge by diodes to $\rm V_{CC}$ and ground.

MM74HCT devices are intended to interface between TTL and NMOS components and standard CMOS devices. These parts are also plug-in replacements for LS-TTL devices and can be used to reduce power consumption in existing designs.

Features

- TTL input compatible
- Typical propagation delay: 20 ns
- Low quiescent current: 80 µA maximum (74HCT Series)
- Low input current: 1 µA maximum
- Fanout of 10 LS-TTL loads


Ordering Code:

| Order Number | Package Number | Package Description |
|---------------|----------------|--|
| MM74HCT138M | M16A | 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow |
| MM74HCT138SJ | M16D | 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide |
| MM74HCT138MTC | MTC16 | 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide |
| MM74HCT138N | N16E | 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide |

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram

Pin Assignments for DIP, SOIC, SOP and TSSOP DATA OUTPUTS



© 1999 Fairchild Semiconductor Corporation

DS005362.prf

www.fairchildsemi.com


Truth Table

| Inputs | | | | | | | Out | puts | | | | |
|--------|----------------|--------|---|---|----|----|-----|------|----|----|----|----|
| Enable | | Select | | | | | | | | | | |
| G1 | G2 (Note 1) | С | В | Α | Y0 | Y1 | Y2 | Y3 | Y4 | Y5 | Y6 | Y7 |
| Х | Н | Х | Χ | Χ | Н | Н | Н | Н | Н | Н | Н | I |
| L | Χ | Х | Χ | Χ | Н | Н | Н | Н | Н | Н | Н | Н |
| Н | L | L | L | L | L | Н | Н | Н | Н | Н | Н | Н |
| Н | L | L | L | Н | Н | L | Н | Н | Н | Н | Н | Н |
| Н | L | L | Н | L | Н | Н | L | Н | Н | Н | Н | Н |
| Н | L | L | Н | Н | Н | Н | Н | L | Н | Н | Н | Н |
| Н | L | Н | L | L | Н | Н | Н | Н | L | Н | Н | Н |
| Н | L | Н | L | Н | Н | Н | Н | Н | Н | L | Н | Н |
| Н | L | Н | Н | L | Н | Н | Н | Н | Н | Н | L | Н |
| Н | L | Н | Н | Н | Н | Н | Н | Н | Н | Н | Н | L |

H = HIGH Level L = LOW Level X = Don't Care

Note 1: $\overline{G2} = \overline{G2A} + \overline{G2B}$

Logic Diagram



www.fairchildsemi.com

Absolute Maximum Ratings(Note 2)

(Note 3)

| Supply Voltage (V _{CC}) | -0.5 to +7.0V |
|---|--------------------------|
| DC Input Voltage (V _{IN}) | -1.5 to V_{CC} +1.5V |
| DC Output Voltage (V _{OUT}) | -0.5 to V_{CC} +0.5V |
| Clamp Diode Current (I _{IK} , I _{OK}) | ±20 mA |
| DC Output Current, per pin (I _{OUT}) | ±25 mA |
| DC V _{CC} or GND Current, per pin (I _{CC}) | ±50 mA |
| Storage Temperature Range (T _{STG}) | -65°C to +150°C |
| Power Dissipation (P-) | |

Power Dissipation (P_D) (Note 4)

S.O. Package only Lead Temperature (T_L)

(Soldering 10 seconds)

260°C

Recommended Operating Conditions

| | Min | Max | Units |
|---|----------|-----------|---------|
| Supply Voltage (V _{CC}) | 4.5 | 5.5 | V |
| DC Input or Output Voltage | | | |
| (V _{IN} , V _{OUT}) | 0 | V_{CC} | V |
| Operating Temperature Range (T _A) | -40 | +85 | °C |
| Input Rise or Fall Times | | | |
| (t_r, t_f) | | 500 | ns |
| Note 2: Absolute Maximum Ratings are those | values b | eyond whi | ch dam- |

age to the device may occur.

Note 3: Unless otherwise specified all voltages are referenced to ground. $\textbf{Note 4:} \ \, \text{Power Dissipation temperature derating} -- \, \text{plastic "N" package:} \, -$ 12 mW/°C from 65°C to 85°C.

DC Electrical Characteristics

 $V_{CC} = 5V \pm 10\%$ (unless otherwise specified)

| Symbol | Parameter | Conditions | T _A = 25 | | $T_A = -40 \text{ to } 85^{\circ}\text{C}$ | T _A = -55 to 125°C | Units |
|-----------------|--------------------|---|---------------------|-----------------------|--|-------------------------------|-------|
| | | Conditions | Тур | Typ Guaranteed Limits | | | |
| V _{IH} | Minimum HIGH Level | | | 2.0 | 2.0 | 2.0 | V |
| | Input Voltage | | | | | | |
| V _{IL} | Maximum LOW Level | | | 0.8 | 0.8 | 0.8 | V |
| | Input Voltage | | | | | | |
| V _{OH} | Minimum HIGH Level | $V_{IN} = V_{IH}$ or V_{IL} | | | | | |
| | Output Voltage | $ I_{OUT} = 20 \mu A$ | V_{CC} | V _{CC} - 0.1 | V _{CC} - 0.1 | V _{CC} - 0.1 | V |
| | | $ I_{OUT} = 4.0 \text{ mA}, V_{CC} = 4.5 \text{V}$ | 4.2 | 3.98 | 3.84 | 3.7 | V |
| | | $ I_{OUT} = 4.8 \text{ mA}, V_{CC} = 5.5 \text{V}$ | 5.2 | 4.98 | 4.84 | 4.7 | V |
| V _{OL} | Maximum LOW Level | $V_{IN} = V_{IH}$ or V_{IL} | | | | | |
| | Voltage | $ I_{OUT} = 20 \mu A$ | 0 | 0.1 | 0.1 | 0.1 | V |
| | | $ I_{OUT} = 4.0 \text{ mA}, V_{CC} = 4.5 \text{V}$ | 0.2 | 0.26 | 0.33 | 0.4 | V |
| | | $ I_{OUT} = 4.8 \text{ mA}, V_{CC} = 5.5 \text{V}$ | 0.2 | 0.26 | 0.33 | 0.4 | V |
| I _{IN} | Maximum Input | $V_{IN} = V_{CC}$ or GND, | | ±0.1 | ±1.0 | ±1.0 | μΑ |
| | Current | V _{IH} or V _{IL} | | | | | |
| I _{CC} | Maximum Quiescent | $V_{IN} = V_{CC}$ or GND | | 8.0 | 80 | 160 | μΑ |
| | Supply Current | $I_{OUT} = 0 \mu A$ | | | | | |
| | | V _{IN} = 2.4V or 0.5V (Note 5) | | 0.3 | 0.4 | 0.5 | mA |

600 mW

500 mW

Note 5: This is measured per input pin. All other inputs are held at V_{CC} or ground.

AC Electrical Characteristics

 $T_A = 25^{\circ}C$, $V_{CC} = 5.0$ V, $t_f = t_f = 6$ ns, $C_L = 15$ pF (unless otherwise specified)


| Symbol | Parameter | Conditions | Тур | Guaranteed | Units | |
|------------------|---|------------|-----|------------|-------|--|
| Symbol | r ai ailletei | Conditions | Тур | Limit | | |
| t _{PHL} | Maximum Propagation Delay, A, B, or C to Output | | 20 | 35 | ns | |
| t _{PLH} | Maximum Propagation Delay, A, B, or C to Output | | 13 | 25 | ns | |
| t _{PHL} | Maximum Propagation Delay, G1 to Y Output | | 14 | 25 | ns | |
| t _{PLH} | Maximum Propagation Delay, G1 to Y Output | | 13 | 25 | ns | |
| t _{PHL} | Maximum Propagation Delay, G2A or G2B to Y Output | | 17 | 30 | ns | |
| t _{PLH} | Maximum Propagation Delay, G2A or G2B to Y Output | | 13 | 25 | ns | |

AC Electrical Characteristics


 $\rm V_{CC} = 5V \pm 10\%, \, C_L = 50$ pF, $\rm t_r = t_f = 6$ ns (unless otherwise specified)


| Symbol | Parameter | Conditions | T _A = | 25°C | $T_A = -40 \text{ to } 85^{\circ}\text{C}$ $T_A = -55 \text{ to } 125^{\circ}\text{C}$ | | Units |
|-------------------------------------|---------------------------|------------|------------------|------|--|--------|-------|
| Oymboi | i arameter | Conditions | Тур | | Guaranteed L | Oilita | |
| t _{PHL} | Maximum Propagation Delay | | 24 | 40 | 50 | 60 | ns |
| | A, B, or C to Output | | | | | | |
| t _{PLH} | Maximum Propagation Delay | | 18 | 30 | 38 | 45 | ns |
| | A, B, or C to Output | | | | | | |
| t _{PHL} | Maximum Propagation Delay | | 17 | 30 | 38 | 45 | ns |
| | G1 to Y Output | | | | | | |
| t _{PLH} | Maximum Propagation Delay | | 20 | 30 | 38 | 45 | ns |
| | G1 to Y Output | | | | | | |
| t _{PHL} | Maximum Propagation Delay | | 23 | 35 | 43 | 52 | ns |
| | G2A or G2B to Y Output | | | | | | |
| t _{PLH} | Maximum Propagation Delay | | 18 | 30 | 38 | 45 | ns |
| | G2A or G2B to Y Output | | | | | | |
| t _{THL} , t _{TLH} | Maximum Output | | | 15 | 19 | 22 | ns |
| | Rise and Fall Time | | | | | | |
| C _{IN} | Input Capacitance | | | 5 | 10 | 10 | pF |
| C _{PD} | Power Dissipation | | 55 | | | | pF |
| | Capacitance | (Note 6) | | | | | |

Note 6: C_{PD} determines the no load dynamic power consumption, $P_D = C_{PD} \ V_{CC}^2 f + I_{CC} \ V_{CC}$, and the no load dynamic current consumption, $I_S = C_{PD} \ V_{CC} f + I_{CC}$.



www.fairchildsemi.com





16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.