

DDR SDRAM VLPRegistered DIMM


MT9VDVF3272 - 256MB MT9VDVF6472 - 512MB

For the corresponding component data sheet, go to Micron's Web site: www.micron.com/modules

Features

- 184-pin, very low profile dual in-line memory module (VLP DIMM)
- Fast data transfer rates: PC1600, PC2100, or PC2700
- Utilizes 200 MT/s, 266 MT/s, and 333 MT/s DDR SDRAM components
- · Registered inputs with one-clock delay
- Phase-lock loop (PLL) clock driver to reduce loading
- Supports ECC error detection and correction
- 256MB (32 Meg x 72); and 512MB (64 Meg x 72)
- VDD = VDDO = +2.5V
- VDDSPD = +2.3V to +3.6V
- 2.5V I/O (SSTL_2 compatible)
- Commands entered on each positive CK edge
- DQS edge-aligned with data for READs; centeraligned with data for WRITEs
- Internal, pipelined double data rate (DDR) architecture; two data accesses per clock cycle
- Bidirectional data strobe (DQS) transmitted/ received with data—i.e., source-synchronous data capture
- Differential clock inputs CK and CK#
- Four internal device banks for concurrent operation
- Programmable burst lengths: 2, 4, or 8
- Auto precharge option
- Auto refresh and self refresh modes
- 7.8125µs maximum average periodic refresh interval
- Serial presence-detect (SPD) with EEPROM
- Programmable READ CAS latency
- Gold edge contacts

Figure 1: 184-Pin VLP DIMM (MO-206)



Options	Marking
 Operating temperature range 	

	T S T S S	
	Commercial (0°C \leq T _A \leq +70°C)	none
	Industrial (-40° C \leq T _A \leq $+85^{\circ}$ C)	I^1
•	Package	
	184-pin DIMM (standard)	G
	184-pin DIMM (lead-free) ¹	Y
•	Memory dlock, speed, CAS latency ²	
	6ns (167 MHz), 333 MT/s, CL = 2.5	-335
	7.5ns (133 MHz), 266 MT/s, CL = 2	-262^{1}
	7.5ns (133 MHz), 266 MT/s, $CL = 2$	$-26A^{1}$
	7.5ns (133 MHz), 266 MT/s, CL = 2.5	-265

 PCB height Very low-profile 0.72in. (18.30mm)

10ns (100 MHz), 200 MT/s, CL = 2

Notes: 1. Contact Micron for product availability.

2. CL = CAS (READ) latency; registered mode will add one clock cycle to CL.

-202



Table 1: Address Table

	256MB	512MB
Refresh Count	8K	8K
Row Addressing	8K (A0-A12)	8K (A0–A12)
Device Bank Addressing	4 (BA0, BA1)	4 (BA0, BA1)
Device Configuration	256Mb (32 Meg x 8)	512Mb (64 Meg x 8)
Column Addressing	1K (A0-A9)	2K (A0-A9, A11)
Module Rank Addressing	1 (50#)	1 (SO#)

Table 2: Part Numbers and Timing Parameters

Part Number	Module Density	Configuration	Module Bandwidth	Memory Clock/ Data Rate	Latency (CL - ^t RCD - ^t RP)
MT9VDVF3272G-335	256MB	32 Meg x 72	2.7 GB/s	6ns/333 MT/s	2.5-3-3
MT9VDVF3272Y-335	256MB	32 Meg x 72	2.7 GB/s	6ns/333 MT/s	2.5-3-3
MT9VDVF3272G-262	256MB	32 Meg x 72	2.1 GB/s	7.5ns/266 MT/s	2-2-2
MT9VDVF3272Y-262	256MB	32 Meg x 72	2.1 GB/s	7.5ns/266 MT/s	2-2-2
MT9VDVF3272G-26A	256MB	32 Meg x 72	2.1 GB/s	7.5ns/266 MT/s	2-3-3
MT9VDVF3272Y-26A	256MB	32 Meg x 72	2.1 GB/s	7.5ns/266 MT/s	2-3-3
MT9VDVF3272(I)G-265	256MB	32 Meg x 72	2.1 GB/s	7.5ns/266 MT/s	2.5-3-3
MT9VDVF3272(I)Y-265	256MB	32 Meg x 72	2.1 GB/s	7.5ns/266 MT/s	2.5-3-3
MT9VDVF3272(I)G-202	256MB	32 Meg x 72	2.1 GB/s	7.5ns/266 MT/s	2-2-2
MT9VDVF3272(I)Y-202	256MB	32 Meg x 72	1.6 GB/s	10ns/200 MT/s	2-2-2
MT9VDVF6472G-335	512MB	64 Meg x 72	2.7 GB/s	6ns/333 MT/s	2.5-3-3
MT9VDVF6472Y-335	512MB	64 Meg x 72	2.7 GB/s	6ns/333 MT/s	2.5-3-3
MT9VDVF6472G-262	512MB	64 Meg x 72	2.1 GB/s	7.5ns/266 MT/s	2-2-2
MT9VDVF6472Y-262	512MB	64 Meg x 72	2.1 GB/s	7.5ns/266 MT/s	2-2-2
MT9VDVF6472G-26A	512MB	64 Meg x 72	2.1 GB/s	7.5ns/266 MT/s	2-3-3
MT9VDVF6472Y-26A	512MB	64 Meg x 72	2.1 GB/s	7.5ns/266 MT/s	2-3-3
MT9VDVF6472(I)G-265	512MB	64 Meg x 72	2.1 GB/s	7.5ns/266 MT/s	2.5-3-3
MT9VDVF6472(I)Y-265	512MB	64 Meg x 72	2.1 GB/s	7.5ns/266 MT/s	2.5-3-3
MT9VDVF6472(I)G-202	512MB	64 Meg x 72	2.1 GB/s	7.5ns/266 MT/s	2-2-2
MT9VDVF6472(I)Y-202	512MB	64 Meg x 72	1.6 GB/s	10ns/200 MT/s	2-2-2

Note: All part numbers end with a two-place code (not shown), designating component and PCB revisions. Consult factory for current revision codes. Example: MT9VDVF3272-265<u>B1</u>.



256MB, 512MB: (x72, SR) 184-Pin DDR VLP RDIMM Table of Contents

Table of Contents

Features	1
Table of Contents	3
ist of Figures	4
ist of Tables	5
Pin Assignments and Descriptions	6
Functional Block Diagrams	9
General Description	10
PLL and Register Operation	10
Serial Presence-Detect Operation	10
Mode Register Definition	11
Burst Length	11
Burst Type	11
Read Latency	12
Operating Mode	14
Extended Mode Register	
DLL Enable/Disable	15
Commands	16
Absolute Maximum Ratings	
Electrical Specifications	17
Notes	23
nitialization	
PLL and Register Specifications	
Serial Presence-Detect	32
SPD Clock and Data Conventions	32
SPD Start Condition	
SPD Stop Condition	
SPD Acknowledge	
Package Dimensions	
Data Sheet Designation	39



256MB, 512MB: (x72, SR) 184-Pin DDR VLP RDIMM List of Figures

List of Figures

Figure 1:	184-Pin VLP DIMM (MO-206)	1
Figure 2:	Pin Locations	6
Figure 3:	Functional Block Diagram – Very Low-Profile	9
Figure 4:	Mode Register Definition Diagram	12
Figure 5:	CAS Latency Diagram	
Figure 6:	Extended Mode Register Definition Diagram	
Figure 7:	Derating Data Valid Window (tQH - tDQSQ)	
Figure 8:	Pull-Down Characteristics	
Figure 9:	Pull-Up Characteristics	26
Figure 10:	Initialization Flow Diagram	
Figure 11:	Data Validity	32
Figure 12:	Definition of Start and Stop	33
Figure 13:	Acknowledge Response From Receiver	33
Figure 14:	SPD EEPROM Timing Diagram	
Figure 15:	184-Pin VLP DIMM Dimensions	



256MB, 512MB: (x72, SR) 184-Pin DDR VLP RDIMM List of Tables

List of Tables

Table 1:	Address Table	2
Table 2:	Part Numbers and Timing Parameters	2
Table 3:	Pin Assignment	
Table 4:	Pin Descriptions	7
Table 5:	Burst Definition Table	13
Table 6:	CAS Latency Table	13
Table 7:	Commands Truth Table	16
Table 8:	DM Operation Truth Table	16
Table 9:	DC Electrical Characteristics and Operating Conditions	17
Table 10:	AC Input Operating Conditions	17
Table 11:	IDD Specifications and Conditions – 256MB	18
Table 12:	IDD Specifications and Conditions – 512MB	19
Table 13:	Capacitance	19
Table 14:	DDR Device Electrical Characteristics and Recommended AC Operating Conditions	20
Table 15:	DDR Device Electrical Characteristics and Recommended AC Operating Conditions	21
Table 16:	Register Timing Requirements and Switching Characteristics	30
Table 17:	PLL Clock Driver Timing Requirements and Switching Characteristics	31
Table 18:	EEPROM Device Select Code	34
Table 19:	EEPROM Operating Modes	34
Table 20:	Serial Presence-Detect EEPROM DC Operating Conditions	35
Table 21:	Serial Presence-Detect EEPROM AC Operating Conditions	35
Table 22:	Serial Presence-Detect Matrix	36




Pin Assignments and Descriptions

Table 3: Pin Assignment

	184-Pin DIMM Front									1	84-Pin D	MMIC	Back		
Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
1	VREF	24	DQ17	47	DQS8	70	Vdd	93	Vss	116	Vss	139	Vss	162	DQ47
2	DQ0	25	DQS2	48	A0	71	NC	94	DQ4	117	DQ21	140	DM8	163	NC
3	Vss	26	Vss	49	CB2	72	DQ48	95	DQ5	118	A11	141	A10	164	VDDQ
4	DQ1	27	A9	50	Vss	73	DQ49	96	VDDQ	119	DM2	142	CB6	165	DQ52
5	DQS0	28	DQ18	51	CB3	74	Vss	97	DM0	120	Vdd	143	VddQ	166	DQ53
6	DQ2	29	A7	52	BA1	75	DNU	98	DQ6	121	DQ22	144	CB7	167	NC
7	Vdd	30	VDDQ	53	DQ32	76	DNU	99	DQ7	122	A8	145	Vss	168	VDD
8	DQ3	31	DQ19	54	VDDQ	77	VDDQ	100	Vss	123	DQ23	146	DQ36	169	DM6
9	NC	32	A5	55	DQ33	78	DQS6	101	NC	124	Vss	147	DQ37	170	DQ54
10	RESET#	33	DQ24	56	DQS4	79	DQ50	102	NC	125	A6	148	Vdd	171	DQ55
11	Vss	34	Vss	57	DQ34	80	DQ51	103	NC	126	DQ28	149	DM4	172	VDDQ
12	DQ8	35	DQ25	58	Vss	81	Vss	104	VDDQ	127	DQ29	150	DQ38	173	NC
13	DQ9	36	DQS3	59	BA0	82	NC	105	DQ12	128	VDDQ	151	DQ39	174	DQ60
14	DQS1	37	A4	60	DQ35	83	DQ56	106	DQ13	129	DM3	152	Vss	175	DQ61
15	Vddq	38	Vdd	61	DQ40	84	DQ57	107	DM1	130	A3	153	DQ44	176	Vss
16	DNU	39	DQ26	62	Vddq	85	VDD	108	Vdd	131	DQ30	154	RAS#	177	DM7
17	DNU	40	DQ27	63	WE#	86	DQS7	109	DQ14	132	Vss	155	DQ45	178	DQ62
18	Vss	41	A2	64	DQ41	87	DQ58	110	DQ15	133	DQ31	156	Vddq	179	DQ63
19	DQ10	42	Vss	65	CAS#	88	DQ59	111	DNU	134	CB4	157	S0#	180	VDDQ
20	DQ11	43	A1	66	Vss	89	Vss	112	VDDQ	135	CB5	158	DNU	181	SA0
21	CKE0	44	CB0	67	DQS5	90	DNU	113	NC	136	VDDQ	159	DM5	182	SA1
22	VDDQ	45	CB1	68	DQ42	91	SDA	114	DQ20	137	CK0	160	Vss	183	SA2
23	DQ16	46	VDD	69	DQ43	92	SCL	115	A12	138	CK0#	161	DQ46	184	VDDSPD

Figure 2: Pin Locations





256MB, 512MB: (x72, SR) 184-Pin DDR VLP RDIMM Pin Assignments and Descriptions

Table 4: Pin Descriptions

Pin numbers may not correlate with symbols. Refer to Pin Assignment tables on page 6 for more information

Pin Numbers	Symbol	Туре	Description
10	Reset#	Input	Asynchronously forces all registered ouputs LOW when RESET# is LOW. This signal can be used during power-up to ensure CKE is LOW and DQs are High-Z.
63, 65, 154	WE#, CAS#, RAS#	Input	Command Inputs: RAS#, CAS#, and WE# (along with S#) define the command being entered.
137, 138	CK0, CK0#	Input	Clock: CK, CK# are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK, and negative edge of CK#. Output data (DQ and DQS) is referenced to the crossings of CK and CK#.
21	CKE0	Input	Clock Enable: CKE HIGH activates and CKE LOW deactivates the internal clock, input buffers and output drivers. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all device banks idle), or ACTIVE POWER-DOWN (row ACTIVE in any device bank). CKE is synchronous for POWER-DOWN entry and exit, and for SELF REFRESH entry. CKE is asynchronous for SELF REFRESH exit and for disabling the outputs. CKE must be maintained HIGH throughout read and write accesses. Input buffers (excluding CK, CK# and CKE) are disabled during POWER-DOWN. Input buffers (excluding CKE) are disabled during SELF REFRESH. CKE is an SSTL_2 input but will detect an LVCMOS LOW level after VDD is applied and until CKE is first brought HIGH. After CKE is brought HIGH, it becomes an SSTL_2 input only.
157	SO#	Input	Chip Selects: S# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when S# is registered HIGH. S# is considered part of the command code.
52, 59	BA0, BA1	Input	Bank Address: BA0 and BA1 define to which device bank an ACTIVE, READ, WRITE, or PRECHARGE command is being applied.
27, 29, 32, 37, 41, 43, 48, 115, 118, 122, 125, 130, 141	A0-A12	Input	Address Inputs: Provide the row address for ACTIVE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective device bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one device bank (A10 LOW, device bank selected by BA0, BA1) or all device banks (A10 HIGH). The address inputs also provide the op-code during a MODE REGISTER SET command. BA0 and BA1 define which mode register (mode register or extended mode register) is loaded during the LOAD MODE REGISTER command.
97, 107, 119, 129, 140, 149, 159, 169, 177	DM0-DM8	Input	Data Write Mask: DM LOW allows WRITE operation. DM HIGH blocks WRITE operation. DM state does not affect READ command.
5, 14, 25, 36, 47, 56, 67, 78, 86	DQS0–DQS8	Input/ Output	Data Strobe: Output with READ data, input with WRITE data. DQS is edge-aligned with READ data, centered in WRITE data. Used to capture data.
44, 45, 49, 51, 134, 135, 142, 144	CB0-CB7	Input/ Output	Check Bits.



256MB, 512MB: (x72, SR) 184-Pin DDR VLP RDIMM Pin Assignments and Descriptions

Table 4: Pin Descriptions

Pin numbers may not correlate with symbols. Refer to Pin Assignment tables on page 6 for more information

Pin Numbers	Symbol	Туре	Description
2, 4, 6, 8, 12,13, 19, 20, 23, 24, 28, 31, 33, 35, 39, 40, 53, 55, 57, 60, 61, 64, 68, 69, 72, 73, 79, 80, 83, 84, 87, 88, 94, 95, 98, 99, 105, 106, 109, 110, 114, 117, 121, 123, 126, 127, 131, 133, 146, 147, 150, 151, 153, 155, 161, 162, 165, 166, 170, 171, 174, 175, 178, 179	DQ0-DQ63	Input/ Output	Data I/Os: Data bus.
92	SCL	Input	Serial Clock for Presence-Detect: SCL is used to synchronize the presence-detect data transfer to and from the module.
181, 182, 183	SA0-SA2	Input	Presence-Detect Address Inputs: These pins are used to configure the presence-detect device.
91	SDA	Input/ Output	Serial Presence-Detect Data: SDA is a bidirectional pin used to transfer addresses and data into and out of the presence-detect portion of the module.
1	Vref	Supply	SSTL_2 reference voltage.
15, 22, 30, 54, 62, 77, 96, 104, 112, 128, 136, 143, 156, 164, 172, 180	VDDQ	Supply	DQ Power Supply: +2.5V ±0.2V.
7, 38, 46, 70, 85, 108, 120, 148, 168	VDD	Supply	Power Supply: +2.5V ±0.2V.
3, 11, 18, 26, 34, 42, 50, 58, 66, 74, 81, 89, 93, 100, 116, 124, 132, 139, 145, 152, 160, 176	Vss	Supply	Ground.
184	VDDSPD	Supply	Serial EEPROM positive power supply: .
16, 17, 75, 76, 90, 111, 158	DNU	_	Do Not Use: Thes pins are not connected on these modules, but are assigned pins on other modules in this product family
9, 71, 82, 101, 102, 103, 113, 163, 167, 173	NC	_	No Connect: These pins should be left unconnected.




Functional Block Diagrams

Unless otherwise noted, resistor values are 22Ω Per industry standard, Micron utilizes various component speed grades as referenced in the Module Part Numbering Guide at www.micron.com/numberguide.

Standard modules use the following DDR SDRAM devices: MT46V32M8FG (256MB) and MT46V64M8FG (512MB). Lead-free modules use the following DDR SDRAM devices: MT46V32M8BG (256MB) and MT46V64M8BG (512MB).

Figure 3: Functional Block Diagram - Very Low-Profile



256MB, 512MB: (x72, SR) 184-Pin DDR VLP RDIMM General Description

General Description

The MT9VDVF3272 and MT9VDVF6472 are high-speed, CMOS, dynamic random-access, 256MB and 512MB memory modules organized in x72 (ECC) configuration. DDR SDRAM modules use internally configured quad-bank DDR SDRAM devices.

DDR SDRAM modules use a double data rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 2n-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the DDR SDRAM module effectively consists of a single 2n-bit wide, one-clock-cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.

A bidirectional data strobe (DQS) is transmitted externally, along with data, for use in data capture at the receiver. DQS is an intermittent strobe transmitted by the DDR SDRAM during READs and by the memory controller during WRITEs. DQS is edgealigned with data for READs and center-aligned with data for WRITEs.

DDR SDRAM modules operate from differential clock inputs (CK and CK#); the crossing of CK going HIGH and CK# going LOW will be referred to as the positive edge of CK. Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.

Read and write accesses to DDR SDRAM modules are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the device bank and row to be accessed [BA0, BA1 select devices bank; or A0–A12 select device row]. The address bits registered coincident with the READ or WRITE command are used to select the device bank and starting device column location for the burst access.

DDR SDRAM modules provide for programmable READ or WRITE burst lengths of 2, 4, or 8 locations. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access.

The pipelined, multibank architecture of DDR SDRAM modules allows for concurrent operation, thereby providing high effective bandwidth by hiding row precharge and activation time.

An auto refresh mode is provided, along with a power-saving power-down mode. All inputs are compatible with the JEDEC Standard for SSTL_2. All outputs are SSTL_2, Class II compatible. For more information regarding DDR SDRAM operation, refer to the 256Mb or 512Mb DDR SDRAM component data sheets.

PLL and Register Operation

DDR SDRAM modules operate in registered mode, where the command/address input signals are latched in the registers on the rising clock edge and sent to the DDR SDRAM devices on the following rising clock edge (data access is delayed by one clock cycle). A phase-lock loop (PLL) on the module receives and redrives the differential clock signals (CK, CK#) to the DDR SDRAM devices. The registers and PLL minimize system and clock loading.

Serial Presence-Detect Operation

DDR SDRAM modules incorporate serial presence-detect (SPD). The SPD function is implemented using a 2,048-bit EEPROM. This nonvolatile storage device contains 256 bytes. The first 128 bytes can be programmed by Micron to identify the module type and



256MB, 512MB: (x72, SR) 184-Pin DDR VLP RDIMM Mode Register Definition

various SDRAM organizations and timing parameters. The remaining 128 bytes of storage are available for use by the customer. System READ/WRITE operations between the master (system logic) and the slave EEPROM device (DIMM) occur via a standard I²C bus using the DIMM's SCL (clock) and SDA (data) signals, together with SA (2:0), which provide eight unique DIMM/EEPROM addresses. Write protect (WP) is tied to ground on the module, permanently disabling hardware write protect.

Mode Register Definition

The mode register is used to define the specific mode of operation of DDR SDRAM devices. This definition includes the selection of a burst length, a burst type, a CAS latency and an operating mode, as shown in Figure 4, "Mode Register Definition Diagram," on page 12. The mode register is programmed via the MODE REGISTER SET command (with BA0 = 0 and BA1 = 0) and will retain the stored information until it is programmed again or the device loses power (except for bit A8, which is self-clearing).

Reprogramming the mode register will not alter the contents of the memory, provided it is performed correctly. The mode register must be loaded (reloaded) when all device banks are idle and no bursts are in progress, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation.

Mode register bits A0–A2 specify the burst length, A3 specifies the type of burst (sequential or interleaved), A4–A6 specify the CAS latency, and A7–A12 specify the operating mode.

Burst Length

Read and write accesses to DDR SDRAM devices are burst oriented, with the burst length being programmable, as shown in Figure 4, "Mode Register Definition Diagram," on page 12. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 2, 4, or 8 locations are available for both the sequential and the interleaved burst types.

Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A1–A*i* when the burst length is set to two, by A2–A*i* when the burst length is set to four and by A3–A*i* when the burst length is set to eight (where A*i* is the most significant column address bit for a given configuration. See Note 5 of Table 5, "Burst Definition Table," on page 13, for A*i* values). The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. The programmed burst length applies to both READ and WRITE bursts.

Burst Type

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit M3.

The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in Table 5, "Burst Definition Table," on page 13.

256MB, 512MB: (x72, SR) 184-Pin DDR VLP RDIMM Mode Register Definition

Read Latency

The READ latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first bit of output data. The latency can be set to 2 or 2.5 clocks, as shown in Figure 5, "CAS Latency Diagram," on page 14.

If a READ command is registered at clock edge n, and the latency is m clocks, the data will be available nominally coincident with clock edge n+m. Table 6, "CAS Latency Table," on page 13, indicates the operating frequencies at which each CAS latency setting can be used.

Reserved states should not be used as unknown operation or incompatibility with future versions may result.

Figure 4: Mode Register Definition Diagram






Table 5: Burst Definition Table

	Star	tina Col	umn	Order of Accesso	es Within a Burst
Burst Length		rting Column Address		Type = Sequential	Type = Interleaved
			A0		
2			0	0-1	0-1
			1	1-0	1-0
		A1	Α0		
_		0	0	0-1-2-3	0-1-2-3
4		0	1	1-2-3-0	1-0-3-2
		1	0	2-3-0-1	2-3-0-1
		1	1	3-0-1-2	3-2-1-0
	A2	A1	A0		
	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7
	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
8	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5
	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4
	1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0

Notes: 1. For BL = 2, A1–Ai select the two-data-element block; A0 selects the first access within the block.


- 2. For BL = 4, A2–Ai select the four-data-element block; A0–A1 select the first access within the block.
- 3. For BL = 8, A3–Ai select the eight-data-element block; A0–A2 select the first access within the block.
- 4. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.
- 5. i = 9 for 256MB, i = 9, 11 for 512MB

Table 6: CAS Latency Table

	Allowable Operating Clock Frequency (MHz)					
Speed	CL = 2	CL = 2.5				
-335	75 ≤ f ≤ 133	75 ≤ f ≤ 167				
-262	75 ≤ f ≤ 133	75 ≤ f ≤ 133				
-26A	75 ≤ f ≤ 133	75 ≤ f ≤ 133				
-265	75 ≤ f ≤ 100	75 ≤ f ≤ 133				
-202	75 ≤ f ≤ 100	75 ≤ f ≤ 125				



Figure 5: CAS Latency Diagram



Burst Length = 4 in the cases shown Shown with nominal [†]AC, [†]DQSCK, and [†]DQSQ

TRANSITIONING DATA ON'T CARE

Operating Mode

The normal operating mode is selected by issuing a MODE REGISTER SET command with bits A7–A12 each set to zero, and bits A0–A6 set to the desired values. A DLL reset is initiated by issuing a MODE REGISTER SET command with bits A7 and A9–A12 each set to zero, bit A8 set to one, and bits A0–A6 set to the desired values. Although not required by the Micron device, JEDEC specifications recommend when a LOAD MODE REGISTER command is issued to reset the DLL, it should always be followed by a LOAD MODE REGISTER command to select normal operating mode.

All other combinations of values for A7–A12 are reserved for future use and/or test modes. Test modes and reserved states should not be used because unknown operation or incompatibility with future versions may result.

Extended Mode Register

The extended mode register controls functions beyond those controlled by the mode register; these additional functions are DLL enable/disable and output drive strength. These functions are controlled via the bits shown in Figure 6, "Extended Mode Register Definition Diagram," on page 15. The extended mode register is programmed via the LOAD MODE REGISTER command to the mode register (with BA0 = 1 and BA1 = 0) and will retain the stored information until it is programmed again or the device loses power. The enabling of the DLL should always be followed by a LOAD MODE REGISTER command to the mode register (BA0/BA1 both LOW) to reset the DLL.


256MB, 512MB: (x72, SR) 184-Pin DDR VLP RDIMM Extended Mode Register

The extended mode register must be loaded when all device banks are idle and no bursts are in progress, and the controller must wait the specified time before initiating any subsequent operation. Violating either of these requirements could result in unspecified operation.

DLL Enable/Disable

The DLL must be enabled for normal operation. DLL enable is required during power-up initialization and upon returning to normal operation after having disabled the DLL for the purpose of debug or evaluation. When the device exits self refresh mode, the DLL is enabled automatically. Any time the DLL is enabled, 200 clock cycles with CKE HIGH must occur before a READ command can be issued.

Figure 6: Extended Mode Register Definition Diagram



- Notes: 1. BA1 and BA0 (E14 and E13) must be "0, 1" to select the extended mode register (vs. the base mode register).
 - 2. QFC# is not supported.

256MB, 512MB: (x72, SR) 184-Pin DDR VLP RDIMM Commands

Commands

Table 7, Commands Truth Table, and Table 8, DM Operation Truth Table, provide a general reference of available commands. For a more detailed description of commands and operations, refer to the 256Mb or 512Mb DDR SDRAM component data sheets.

Table 7: Commands Truth Table

CKE is HIGH for all commands shown except SELF REFRESH; all states and sequences not shown are illegal or reserved

Name (Function)	CS#	RAS#	CAS#	WE#	Address	Notes
DESELECT (NOP)	Н	Х	Х	Х	Х	1
NO OPERATION (NOP)	L	Н	Н	Н	Х	1
ACTIVE (Select bank and activate row)	L	L	Н	Н	Bank/Row	2
READ (Select bank and column, and start READ burst)	L	Н	L	Н	Bank/Col	3
WRITE (Select bank and column, and start WRITE burst)	L	Н	L	L	Bank/Col	3
BURST TERMINATE	L	Н	Н	L	Х	4
PRECHARGE (Deactivate row in bank or banks)	L	L	Н	L	Code	5
AUTO REFRESH or SELF REFRESH (Enter self refresh mode)	L	L	L	Н	Х	6, 7
LOAD MODE REGISTER	L	L	L	L	Op-Code	8

Notes: 1. DESELECT and NOP are functionally interchangeable.

- 2. BA0-BA1 provide device bank address and A0-A12 provide row address.
- 3. BA0-BA1 provide device bank address; A0-A9 (256MB) or A0-A9, A11 (512MB) provide column address; A10 HIGH enables the auto precharge feature (nonpersistent), and A10 LOW disables the auto precharge feature.
- 4. Applies only to read bursts with auto precharge disabled; this command is undefined (and should not be used) for READ bursts with auto precharge enabled and for WRITE bursts.
- 5. A10 LOW: BA0–BA1 determine which device bank is precharged. A10 HIGH: all device banks are precharged and BA0–BA1 are "Don't Care."
- 6. This command is AUTO REFRESH if CKE is HIGH, SELF REFRESH if CKE is LOW.
- 7. Internal refresh counter controls row addressing; all inputs and I/Os are "Don't Care" except for CKE.
- 8. BA0–BA1 select either the mode register or the extended mode register (BA0 = 0, BA1 = 0 select the mode register; BA0 = 1, BA1 = 0 select extended mode register; other combinations of BA0–BA1 are reserved). A0–A12 provide the op-code to be written to the selected mode register.

Table 8: DM Operation Truth Table

Used to mask write data; provided coincident with the corresponding data

Name (Function)	DM	DQs
WRITE Enable	L	Valid
WRITE Inhibit	Н	Х



Absolute Maximum Ratings

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Voltage on VDD supply relative to Vss	1V to +3.6V
Voltage on VDDQ supply relative to Vss	1V to +3.6V
Voltage on VREF and inputs relative to VSS	1V to +3.6V
Voltage on I/O pins relative to Vss	to VDDQ +0.5V
Operating temperature	
T _A (commercial - ambient)	0°C to +70°C
T _A (industrial - ambient)	-40°C to +85°C
Storage temperature (plastic)	55°C to +150°C
Short circuit output Current	50mA

Electrical Specifications

Table 9: DC Electrical Characteristics and Operating Conditions

Notes: 1–5, 14; notes appear on pages 23–26; $0^{\circ}C \le T_A \le +70^{\circ}C$

Parameter/Condition		Symbol	Min	Max	Units	Notes
Supply Voltage		Vdd	2.3	2.7	V	32, 36
I/O Supply Voltage		VDDQ	2.3	2.7	V	32, 36, 39
/O Reference Voltage		VREF	0.49 x VDDQ	0.51 x VDDQ	V	6, 39
I/O Termination Voltage (system)		VTT	VREF - 0.04	VREF + 0.04	V	7, 39
Input High (Logic 1) Voltage		VIH(DC)	VREF + 0.15	VDD + 0.3	V	25
Input Low (Logic 0) Voltage		VIL(DC)	-0.3	VREF - 0.15	V	25
INPUT LEAKAGE CURRENT Any input $0V \le VIN \le VDD$, VREF pin $0V \le VIN \le 1.35V$ (All other pins not under test = $0V$)	Command/ Address, RAS#, CAS#, WE#, S#, CKE	lı	-5	5	μΑ	47
	CK, CK#		-10	10		
	DM		-2	2		
OUTPUT LEAKAGE CURRENT (DQs are disabled; $0V \le Vout \le VddQ$)	DQ, DQS	loz	-5	5	μΑ	47
OUTPUT LEVELS						
High Current (VOUT = VDDQ - 0.373V, minimum VREF, minimum VTT)		Іон	-16.8	_	mA	33, 34
Low Current (Vout = 0.373V, maximum VREF, max	rimum VTT)	lol	16.8	_	mA	33, 34

Table 10: AC Input Operating Conditions

Notes: 1–5, 14, 49; notes appear on pages 23–26; $0^{\circ}C \le T_A \le +70^{\circ}C$; VDD = VDDQ = $+2.5V \pm 0.2V$

Parameter/Condition	Symbol	Min	Max	Units	Notes
Input High (Logic 1) Voltage	VIH (AC)	VREF + 0.310	_	V	12, 25, 35
Input Low (Logic 0) Voltage	VIL (AC)	-	VREF - 0.310	V	12, 25, 35
I/O Reference Voltage	VREF (AC)	0.49 x VDDQ	0.51 x VDDQ	V	6



Table 11: IDD Specifications and Conditions – 256MB

DDR SDRAM components only

Notes: 1–5, 8, 10, 12, 48; notes appear on pages 23–27; $0^{\circ}\text{C} \le T_{A} \le +70^{\circ}\text{C}$; VDD = VDDQ = +2.5V ±0.2V

				Max			
Parameter/Condition		SYM	-335	-262	-26A/ -265/ -202	Units	Notes
OPERATING CURRENT: One device bank; Act TRC (MIN); TCK = TCK (MIN); DQ, DM and DO once per clock cyle; Address and control in every two clock cycles	QS inputs changing puts changing once	IDD0	1,125	1,125	1,080	mA	20, 42
OPERATING CURRENT: One device bank; Ac Burst = 4; ${}^{t}RC = {}^{t}RC$ (MIN); ${}^{t}CK = {}^{t}CK$ (MIN); and control inputs changing once per clock	IOUT = 0mA; Address	IDD1	1,530	1,440	1,305	mA	20, 42
PRECHARGE POWER-DOWN STANDBY CUR banks idle; Power-down mode; ^t CK = ^t CK (IDD2P	36	36	36	mA	21, 28, 44
IDLE STANDBY CURRENT: CS# = HIGH; All d = ^t CK MIN; CKE = HIGH; Address and other changing once per clock cycle. VIN = VREF for	control inputs	IDD2F				45	
ACTIVE POWER-DOWN STANDBY CURREN active; Power-down mode; ^t CK = ^t CK (MIN) CKE = LOW		IDD3P	270	225	225	mA	21, 28, 44
ACTIVE STANDBY CURRENT: CS# = HIGH; C device bank; Active-Precharge; ^t RC = ^t RAS (MIN); DQ, DM andDQS inputs changing tw Address and other control inputs changing	(MAX); ^t CK = ^t CK vice per clock cycle;	IDD3N	540	450	450	mA	41
OPERATING CURRENT: Burst = 2; Reads; Co bank active; Address and control inputs cha cycle; [†] CK = [†] CK (MIN); IOUT = 0mA		IDD4R	1,575	1,350	1,350	mA	20, 42
OPERATING CURRENT: Burst = 2; Writes; Codevice bank active; Address and control in per clock cycle; ^t CK = ^t CK (MIN); DQ, DM, a changing twice per clock cycle	outs changing once	IDD4W	1,575	1,350	1,350	mA	20
AUTO REFRESH CURRENT	^t REFC = ^t RFC (MIN)	IDD5	2,295	2,115	2,115	mA	20, 44
	^t REFC = 7.8125µs	IDD5A	54	54	54	mA	24, 44
SELF REFRESH CURRENT: CKE ≤ 0.2V		IDD6	36	36	36	mA	9
OPERATING CURRENT: Four device bank interleaving READs (BL = 4) with auto precharge, ^t RC = ^t RC (MIN); ^t CK = ^t CK (MIN); Address and control inputs change only during Active READ, or WRITE commands		IDD7	3,690	3,150	3,150	mA	20, 43

Table 12: IDD Specifications and Conditions – 512MB

DDR SDRAM components only

Notes: 1–5, 8, 10, 12, 48; notes appear on pages 23–27; $0^{\circ}C \le T_A \le +70^{\circ}C$; VDD = VDDQ = $+2.5V \pm 0.2V$

				Max			
Parameter/Condition		SYM	-335	-262	-26A/ -265/ -202	Units	Notes
OPERATING CURRENT: One device bank; Act RC = tRC (MIN); tCK = tCK (MIN); DQ, DM act changing once per clock cyle; Address and changing once every two clock cycles	and DQS inputs control inputs	IDD0	1,170	1,170	1,035	mA	20, 42
OPERATING CURRENT: One device bank; Ad Burst = 4; ^t RC = ^t RC (MIN); ^t CK = ^t CK (MIN); IOUT = 0mA; Address and control inputs charged		IDD1	1,440	1,440	1,305	mA	20, 42
PRECHARGE POWER-DOWN STANDBY CUR banks idle; Power-down mode; ^t CK = ^t CK (IDD2P	45	45	45	mA	21, 28, 44
tCK MIN; CKE = HIGH; Address and other changing once per clock cycle. VIN = VREF for	ontrol inputs	IDD2F	405	405	360	mA	45
ACTIVE POWER-DOWN STANDBY CURRENT active; Power-down mode; ^t CK = ^t CK (MIN) CKE = LOW		IDD3P	315	315	270	mA	21, 28, 44
ACTIVE STANDBY CURRENT: CS# = HIGH; Ck bank; Active-Precharge; ^t RC = ^t RAS (MAX); ^t CK = ^t CK (MIN); DQ, DM andDQS inputs ch clock cycle; Address and other control input clock cycle	nanging twice per	IDD3N	450	450	405	mA	41
OPERATING CURRENT: Burst = 2; Reads; Co bank active; Address and control inputs cha cycle; ^t CK = ^t CK (MIN); IOUT = 0mA		IDD4R	1,485	1,485	1,305	mA	20, 42
OPERATING CURRENT: Burst = 2; Writes; Codevice bank active; Address and control in per clock cycle; [†] CK = [†] CK (MIN); DQ, DM, a changing twice per clock cycle	outs changing once	IDD4W	1,575	1,395	1,215	mA	20
AUTO REFRESH CURRENT	^t REFC = ^t RFC (MIN)	IDD5	2,610	2,610	2,520	mA	20, 44
	^t REFC = 7.8125µs	IDD5A	90	90	90	mA	24, 44
SELF REFRESH CURRENT: CKE ≤ 0.2V	ELF REFRESH CURRENT: CKE ≤ 0.2V		45	45	45	mA	9
OPERATING CURRENT: Four device bank in = 4) with auto precharge, ^t RC = ^t RC (MIN); ^t CK = ^t CK (MIN); Address and control input Active READ, or WRITE commands		IDD7	3,645	3,600	3,150	mA	20, 43

Table 13: Capacitance

Note: 11; notes appear on pages 23-27

Parameter	Symbol	Min	Max	Units
Input/Output Capacitance: DQ, DQS, DM	Cıo	4	5	pF
Input Capacitance: Command and Address, S#, CKE	C ₁ 1	2.5	3.5	pF
Input Capacitance: CK, CK#	Cı2	_	4	pF

Table 14: DDR Device Electrical Characteristics and Recommended AC Operating Conditions (-335, -262)

Notes: 1–5, 8, 10, 12; notes appear on pages 23–26; $0^{\circ}\text{C} \le T_{A} \le +70^{\circ}\text{C}$; $VDD = VDDQ = +2.5V \pm 0.2V$

AC Characteristics			-	335	-	262	lle:4-	Neter
Parameter		Symbol	Min	Max	Min	Max	Units	Notes
Access window of DQs from CK/CK#		^t AC	-0.7	+0.7	-0.75	+0.75	ns	
CK high-level width		^t CH	0.45	0.55	0.45	0.55	^t CK	26
CK low-level width		^t CL	0.45	0.55	0.45	0.55	^t CK	26
Clock cycle time	CL = 2.5	^t CK (2.5)	6	13	7.5	13	ns	40, 46
•	CL = 2	^t CK (2)	7.5	13	7.5/10	13	ns	40, 46
DQ and DM input hold time relative to DQ	S	^t DH	0.45		0.5		ns	23, 27
DQ and DM input setup time relative to DQ	QS	^t DS	0.45		0.5		ns	23, 27
DQ and DM input pulse width (for each inp	out)	^t DIPW	1.75		1.75		ns	27
Access window of DQS from CK/CK#		^t DQSCK	-0.60	+0.60	-0.75	+0.75	ns	
DQS input high pulse width		^t DQSH	0.35		0.35		^t CK	
DQS input low pulse width		^t DQSL	0.35		0.35		^t CK	
DQS-DQ skew, DQS to last DQ valid, per gro	oup, per access	^t DQSQ		0.35		0.5	ns	22, 23
Write command to first DQS latching trans	ition	^t DQSS	0.75	1.25	0.75	1.25	^t CK	
DQS falling edge to CK rising - setup time		^t DSS	0.2		0.2		^t CK	
DQS falling edge from CK rising - hold time	9	^t DSH	0.2		0.2		^t CK	
Half clock period		^t HP	^t C	H, ^t CL	^t C	H, ^t CL	ns	30
Data-out high-impedance window from Ck	C/CK#	^t HZ		+0.70		+0.75	ns	16, 8
Data-out low-impedance window from CK	/CK#	^t LZ	-0.70		-0.75		ns	16, 8
Address and control input hold time (fast s	lew rate)	^t IH _F	0.75		0.90		ns	12
Address and control input setup time (fast	slew rate)	^t IS _F	0.75		0.90		ns	12
Address and control input hold time (slow	slew rate)	^t IH _s	0.80		1		ns	12
Address and control input setup time (slow	slew rate)	^t IS _s	0.80		1		ns	12
Address and Control input pulse width (for	each input)	^t IPW	2.20		2.20		ns	
LOAD MODE REGISTER command cycle tim	e	^t MRD	12		15		ns	
DQ-DQS hold, DQS to first DQ to go non-va	alid, per access	^t QH	^t HP - ^t QHS		tHP - tQHS		ns	22, 23
Data hold skew factor		^t QHS		0.50		0.50	ns	
ACTIVE to PRECHARGE command		^t RAS	42	120,000	42	120,000	ns	31, 49
ACTIVE to READ with Auto precharge com	mand	^t RAP	15		15		ns	
ACTIVE to ACTIVE/AUTO REFRESH comman	d period	^t RC	60		60		ns	
AUTO REFRESH command period		^t RFC	75		75		ns	44
ACTIVE to READ or WRITE delay		^t RCD	15		15		ns	
PRECHARGE command period		^t RP	15		15		ns	
DQS read preamble		^t RPRE	0.9	1.1	0.9	1.1	^t CK	38
DQS read postamble		^t RPST	0.4	0.6	0.4	0.6	^t CK	38
ACTIVE bank a to ACTIVE bank b command	<u></u>	^t RRD	12		12		ns	
DQS write preamble		^t WPRE	0.25		0.25		^t CK	
DQS write preamble setup time		^t WPRES	0		0		ns	18, 19
DQS write postamble		^t WPST	0.4	0.6	0.4	0.6	^t CK	17
Write recovery time		^t WR	15		15		ns	
Internal WRITE to READ command delay		^t WTR	1		1		^t CK	
Data valid output window		na	^t QH	- ^t DQSQ	^t QH	- ^t DQSQ	ns	22



Table 14: DDR Device Electrical Characteristics and Recommended AC Operating Conditions (-335, -262) (Continued)

Notes: 1–5, 8, 10, 12; notes appear on pages 23–26; $0^{\circ}C \le T_{A} \le +70^{\circ}C$; VDD = VDDQ = +2.5V ±0.2V

AC Characteristics		-335		-262		Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Oilles	Notes
REFRESH to REFRESH command interval	^t REFC		70.3		70.3	μs	21
Average periodic refresh interval	^t REFI		7.8		7.8	μs	21
Terminating voltage delay to VDD	^t VTD	0		0		ns	
Exit SELF REFRESH to non-READ command	^t XSNR	75		75		ns	
Exit SELF REFRESH to READ command	^t XSRD	200		200		^t CK	

Table 15: DDR Device Electrical Characteristics and Recommended AC Operating Conditions (-26A, -265, -202)

Notes: 1–5, 8, 10, 12; notes appear on pages 23–26; $0^{\circ}C \le T_{A} \le +70^{\circ}C$; $VDD = VDDQ = +2.5V \pm 0.2V$

AC Characteristics			-26	A/-265		-202	Units	Notes
Parameter		Symbol	Min	Max	Min	Max	Units	Notes
Access window of DQs from CK/CK#		^t AC	-0.75	+0.75	-0.8	+0.8	ns	
CK high-level width		^t CH	0.45	0.55	0.45	0.55	^t CK	26
CK low-level width		^t CL	0.45	0.55	0.45	0.55	^t CK	26
Clock cycle time	CL = 2.5	^t CK (2.5)	7.5	13	8	13	ns	40, 46
	CL = 2	^t CK (2)	7.5/10	13	10	13	ns	40, 46
DQ and DM input hold time relative to DQS		tDH	0.5		0.6		ns	23, 27
DQ and DM input setup time relative to DQS		^t DS	0.5		0.6		ns	23, 27
DQ and DM input pulse width (for each inpu	t)	^t DIPW	1.75		2		ns	27
Access window of DQS from CK/CK#		^t DQSCK	-0.75	+0.75	-0.8	+0.8	ns	
DQS input high pulse width		^t DQSH	0.35		0.35		^t CK	
DQS input low pulse width		^t DQSL	0.35		0.35		^t CK	
DQS-DQ skew, DQS to last DQ valid, per grou	p, per access	^t DQSQ		0.5		0.6	ns	22, 23
Write command to first DQS latching transition		^t DQSS	0.75	1.25	0.75	1.25	^t CK	
DQS falling edge to CK rising - setup time		^t DSS	0.2		0.2		^t CK	
DQS falling edge from CK rising - hold time		^t DSH	0.2		0.2		^t CK	
Half clock period		^t HP	^t Cl	^t CH, ^t CL		^t CH, ^t CL		30
Data-out high-impedance window from CK/C	CK#	^t HZ		+0.75		+0.8	ns	16, 8
Data-out low-impedance window from CK/CI	< #	^t LZ	-0.75		-0.8		ns	16, 8
Address and control input hold time (fast slev	w rate)	^t IH _F	0.90		1.1		ns	12
Address and control input setup time (fast sle	ew rate)	^t IS _F	0.90		1.1		ns	12
Address and control input hold time (slow sle	ew rate)	^t IH _s	1		1.1		ns	12
Address and control input setup time (slow sl	ew rate)	^t IS _s	1		1.1		ns	12
Address and Control input pulse width (for e	ach input)	^t IPW	2.20		2.20		ns	
LOAD MODE REGISTER command cycle time		^t MRD	15		16		ns	
DQ-DQS hold, DQS to first DQ to go non-valid	d, per access	^t QH	^t HP - ^t QHS		^t HP - ^t QHS		ns	22, 23
Data hold skew factor		^t QHS		0.75		1	ns	
ACTIVE to PRECHARGE command		^t RAS	40	120,000	40	120,000	ns	31, 49
ACTIVE to READ with Auto precharge comma	and	^t RAP	20		20		ns	
ACTIVE to ACTIVE/AUTO REFRESH command	period	^t RC	65		70		ns	



Table 15: DDR Device Electrical Characteristics and Recommended AC Operating Conditions (-26A, -265, -202) (Continued)


Notes: 1–5, 8, 10, 12; notes appear on pages 23–26; $0^{\circ}C \le T_{A} \le +70^{\circ}C$; VDD = VDDQ = +2.5V ±0.2V

AC Characteristics		-26	A/-265		-202	Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Units	Notes
AUTO REFRESH command period	^t RFC	75		80		ns	44
ACTIVE to READ or WRITE delay	^t RCD	20		20		ns	
PRECHARGE command period	^t RP	20		20		ns	
DQS read preamble	^t RPRE	0.9	1.1	0.9	1.1	^t CK	38
DQS read postamble	^t RPST	0.4	0.6	0.4	0.6	^t CK	38
ACTIVE bank a to ACTIVE bank b command	^t RRD	15		15		ns	
DQS write preamble	tWPRE	0.25		0.25		^t CK	
DQS write preamble setup time	tWPRES	0		0		ns	18, 19
DQS write postamble	^t WPST	0.4	0.6	0.4	0.6	^t CK	17
Write recovery time	^t WR	15		15		ns	
Internal WRITE to READ command delay	^t WTR	1		1		^t CK	
Data valid output window	na	tQH ·	^t DQSQ	^t QH	- ^t DQSQ	ns	22
REFRESH to REFRESH command interval	tREFC		70.3		70.3	μs	21
Average periodic refresh interval	^t REFI		7.8		7.8	μs	21
Terminating voltage delay to VDD	^t VTD	0		0		ns	
Exit SELF REFRESH to non-READ command	tXSNR	75		80		ns	
Exit SELF REFRESH to READ command	tXSRD	200		200		^t CK	



Notes

- 1. All voltages referenced to Vss.
- 2. Tests for AC timing, IDD, and electrical AC and DC characteristics may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
- 3. Outputs measured with equivalent load:




- 4. AC timing and IDD tests may use a VIL-to-VIH swing of up to 1.5V in the test environment, but input timing is still referenced to VREF (or to the crossing point for CK/CK#), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals used to test the device is 1V/ns in the range between VIL(AC) and VIH(AC).
- 5. The AC and DC input level specifications are as defined in the SSTL_2 Standard (i.e., the receiver will effectively switch as a result of the signal crossing the AC input level, and will remain in that state as long as the signal does not ring back above [below] the DC input LOW [HIGH] level).
- 6. VREF is expected to equal VDDQ/2 of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise (non-common mode) on VREF may not exceed ±2 percent of the DC value. Thus, from VDDQ/2, VREF is allowed ±25mV for DC error and an additional ±25mV for AC noise. This measurement is to be taken at the nearest VREF by-pass capacitor.
- 7. VTT is not applied directly to the device. VTT is a system supply for signal termination resistors, is expected to be set equal to VREF and must track variations in the DC level of VREF.
- 8. IDD is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time at CL = 2 for -262, -26A, and -202, CL = 2.5 for -335 and -265 with the outputs open.
- 9. Enables on-chip refresh and address counters.
- 10. IDD specifications are tested after the device is properly initialized, and is averaged at the defined cycle rate.
- 11. This parameter is sampled. VDD = $+2.5V \pm 0.2V$, VDDQ = $+2.5V \pm 0.2V$, VREF = VSS, f = 100 MHz, $T_A = 25$ °C, VOUT(DC) = VDDQ/2, VOUT (peak to peak) = 0.2V. DM input is grouped with I/O pins, reflecting the fact that they are matched in loading.
- 12. For slew rates less than 1 V/ns and greater than or equal to 0.5 V/ns. If slew rate is less than 0.5 V/ns, timing must be derated: ${}^{t}IS$ has an additional 50ps per each 100mV/ns reduction in slew rate from 500mV/ns, while ${}^{t}IH$ is unaffected. If slew rate exceeds 4.5V/ns, functionality is uncertain. For -335, slew rates must be \geq 0.5 V/ns.
- 13. The CK/CK# input reference level (for timing referenced to CK/CK#) is the point at which CK and CK# cross; the input reference level for signals other than CK/CK# is VREF.
- 14. Inputs are not recognized as valid until VREF stabilizes. Exception: during the period before VREF stabilizes, $CKE \le 0.3 \text{ x VDDQ}$ is recognized as LOW.
- 15. The output timing reference level, as measured at the timing reference point indicated in Note 3, is VTT.
- 16. ^tHZ and ^tLZ transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving (HZ) or begins driving (LZ).



- 17. The intent of the Don't Care state after completion of the postamble is that the DQS-driven signal should either be high, low, or high-Z and that any signal transition within the input switching region must follow valid input requirements. If DQS transitions to HIGH above VIH (DC) MIN, then it must not transition to LOW below VIH (DC) MIN prior to ^tDQSH (MIN).
- 18. This is not a device limit. The device will operate with a negative value, but system performance could be degraded due to bus turnaround.
- 19. It is recommended that DQS be valid (HIGH or LOW) on or before the WRITE command. The case shown (DQS going from High-Z to logic LOW) applies when no WRITEs were previously in progress on the bus. If a previous WRITE was in progress, DQS could be HIGH during this time, depending on ^tDQSS.
- 20. MIN (^tRC or ^tRFC) for IDD measurements is the smallest multiple of ^tCK that meets the minimum absolute value for the respective parameter. ^tRAS (MAX) for IDD measurements is the largest multiple of ^tCK that meets the maximum absolute value for ^tRAS.
- 21. The refresh period is 64ms. This equates to an average refresh rate of 7.8125µs. However, an AUTO REFRESH command must be asserted at least once every 70.3µs; burst refreshing or posting by the DRAM controller greater than eight refresh cycles is not allowed.
- 22. The valid data window is derived by achieving other specifications: ^tHP (^tCK/2), ^tDQSQ, and ^tQH (^tQH = ^tHP ^tQHS). The data valid window derates directly porportional with the clock duty cycle and a practical data valid window can be derived. The clock is allowed a maximum duty cycle variation of 45/55. Functionality is uncertain when operating beyond a 45/55 ratio. Figure 7, Derating Data Valid Window (tQH tDQSQ), shows derating curves for duty cycles between 50/50 and 45/55.

Figure 7: Derating Data Valid Window (^tQH – ^tDQSQ)





256MB, 512MB: (x72, SR) 184-Pin DDR VLP RDIMM Notes

- 23. Each byte lane as a corresponding DQS.
- 24. This limit is actually a nominal value and does not result in a fail value. CKE is HIGH during REFRESH command period (^tRFC [MIN]) else CKE is LOW (i.e., during standby).
- 25. To maintain a valid level, the transitioning edge of the input must:
 - a. Sustain a constant slew rate from the current AC level through to the target AC level, VIL(AC) or VIH(AC).
 - b. Reach at least the target AC level.
 - c. After the AC target level is reached, continue to maintain at least the target DC level, VIL(DC) or VIH(DC).
- 26. JEDEC specifies CK and CK# input slew rate must be ≥ 1 V/ns (2 V/ns differentially).
- 27. DQ and DM input slew rates must not deviate from DQS by more than 10 percent. If the DQ/DM/DQS slew rate is less than 0.5 V/ns, timing must be derated: 50ps must be added to ^tDS and ^tDH for each 100mv/ns reduction in slew rate. If slew rate exceeds 4 V/ns, functionality is uncertain. For -335, slew rates must be ≥ 0.5 V/ns.
- 28. VDD must not vary more than 4 percent if CKE is not active while any bank is active.
- 29. The clock is allowed up to ± 150 ps of jitter. Each timing parameter is allowed to vary by the same amount.
- 30. ^tHP min is the lesser of ^tCL minimum and ^tCH minimum actually applied to the device CK and CK# inputs, collectively during bank active.
- 31. READs and WRITEs with auto precharge are not allowed to be issued until ^tRAS (MIN) can be satisfied prior to the internal precharge command being issued.
- 32. Any positive glitch in the nominal voltage must be less than 1/3 of the clock and not more than +400mV (2.9V max), whichever is less. Any negative glitch must be less than 1/3 of the clock cycle and not exceed -300mV (2.2V min), whichever is more positive. However, the DC average cannot be below 2.3V minimum.
- 33. Normal Output Drive Curves:
 - a. The full variation in driver pull-down current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure 8, "Pull-Down Characteristics," on page 26.
 - b. The variation in driver pull-down current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure 8, "Pull-Down Characteristics," on page 26.
 - c. The full variation in driver pull-up current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure 9, "Pull-Up Characteristics," on page 26.
 - d. The variation in driver pull-up current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure 9, "Pull-Up Characteristics," on page 26.
 - e. The full variation in the ratio of the maximum to minimum pull-up and pull-down current should be between 0.71 and 1.4, for device drain-to-source voltages from 0.1V to 1.0V, and at the same voltage and temperature.
 - f. The full variation in the ratio of the nominal pull-up to pull-down current should be unity ±10 percent, for device drain-to-source voltages from 0.1V to 1.0V.
- 34. The voltage levels used are derived from a minimum VDD level and the referenced test load. In practice, the voltage levels obtained from a properly terminated bus will provide significantly different voltage values.
- 35. VIH overshoot: VIH(MAX) = VDDQ + 1.5V for a pulse width \leq 3ns and the pulse width can not be greater than 1/3 of the cycle rate. VIL undershoot: VIL(MIN) = -1.5V for a pulse width \leq 3ns and the pulse width can not be greater than 1/3 of the cycle rate.
- 36. VDD and VDDQ must track each other.
- 37. ^tHZ (MAX) will prevail over ^tDQSCK (MAX) + ^tRPST (MAX) condition. ^tLZ (MIN) will prevail over ^tDQSCK (MIN) + ^tRPRE (MAX) condition.



Figure 8: Pull-Down Characteristics





Figure 9: Pull-Up Characteristics



- 38. ^tRPST end point and ^tRPRE begin point are not referenced to a specific voltage level but specify when the device output is no longer driving (^tRPST), or begins driving (^tRPRE).
- 39. During initialization, VDDQ, VTT, and VREF must be equal to or less than VDD + 0.3V. Alternatively, VTT may be 1.35V maximum during power up, even if VDD/VDDQ are 0V, provided a minimum of 42Ω of series resistance is used between the VTT supply and the input pin.
- 40. The current Micron part operates below the slowest JEDEC operating frequency of 83 MHz. As such, future die may not reflect this option.
- 41. For -335, -262, -26A and -265, IDD3N is specified to be 35mA at 100 MHz.
- 42. Random addressing changing and 50 percent of data changing at every transfer.
- 43. Random addressing changing and 100 percent of data changing at every transfer.
- 44. CKE must be active (high) during the entire time a refresh command is executed. That is, from the time the AUTO REFRESH command is registered, CKE must be active at each rising clock edge, until ^tREF later.
- 45. IDD2N specifies the DQ, DQS, and DM to be driven to a valid high or low logic level. IDD2Q is similar to IDD2F except IDD2Q specifies the address and control inputs to remain stable. Although IDD2F, IDD2N, and IDD2Q are similar, IDD2F is "worst case."
- 46. Whenever the operating frequency is altered, not including jitter, the DLL is required to be reset. This is followed by 200 clock cycles (before READ commands).
- 47. Leakage number reflects the worst case leakage possible through the module pin, not what each memory device contributes.



256MB, 512MB: (x72, SR) 184-Pin DDR VLP RDIMM Notes

- 48. When an input signal is HIGH or LOW, it is defined as a steady state logic HIGH or LOW.
- 49. The -335 speed grade will operate with ${}^{t}RAS$ (MIN) = 40ns and ${}^{t}RAS$ (MAX) = 120,000ns at any slower frequency.

256MB, 512MB: (x72, SR) 184-Pin DDR VLP RDIMM Initialization

Initialization


To ensure device operation the DRAM must be initialized as described below:

- 1. Simultaneously apply power to VDD and VDDQ.
- 2. Apply VREF and then VTT power.
- 3. Assert and hold CKE at a LVCMOS logic LOW.
- 4. Provide stable clock signals.
- 5. Wait at least 200 µs.
- 6. Bring CKE high and provide at least one NOP or DESELECT command. At this point the CKE input changes from a LVCMOS input to a SSTL2 input only, and will remain a SSTL_2 input unless a power cycle occurs.
- 7. Perform a PRECHARGE ALL command.
- 8. Wait at least ^tRP time, during which NOP or DESELECT commands must be given.
- 9. Using the LMR command program the extended mode register (E0 = 0 to enable the DLL and E1 = 0 for normal drive or E1 = 1 for reduced drive, E2 through En must be set to 0; where n = most significant bit).
- 10. Wait at least ^tMRD time; only NOP or DESELECT commands are allowed.
- 11. Using the LMR command, program the mode register to set operating parameters and to reset the DLL. At least 200 clock cycles are required between a DLL reset and any READ command.
- 12. Wait at least ^tMRD time; only NOP or DESELECT commands are allowed.
- 13. Issue a PRECHARGE ALL command.
- 14. Wait at least ^tRP time; only NOP or DESELECT commands are allowed.
- 15. Issue an AUTO REFRESH command (this may be moved prior to step 13).
- 16. Wait at least ^tRFC time; only NOP or DESELECT commands are allowed.
- 17. Issue an AUTO REFRESH command (this may be moved prior to step 13).
- 18. Wait at least ^tRFC time: only NOP or DESELECT commands are allowed.
- 19. Although not required by the Micron device, JEDEC requires a LMR command to clear the DLL bit (set M8 = 0). If a LMR command is issued the same operating parameters should be utilized as in step 11.
- 20. Wait at least ^tMRD time; only NOP or DESELECT commands are allowed.

At this point the module is ready for any valid command. Please note that 200 clock cycles must pass between step 11 (DLL Reset) and any READ command.



Figure 10: Initialization Flow Diagram





PLL and Register Specifications

Table 16: Register Timing Requirements and Switching Characteristics

Note: 1

				$\begin{array}{c} 0^{\circ}\text{C} \leq \text{T}_{A} \leq +70^{\circ}\text{C} \\ \text{VDD} = +2.5\text{V} \pm 0.2\text{V} \end{array}$			
Register	Symbol	Parameter	Condition	Min	Max	Units	Notes
	f _{clock}	Clock Frequency		-	200	MHz	
	t _{pd}	Clock to Output Time	30pF to GND and	1.1	2.8	ns	
	$t_{\scriptscriptstylePHL}$	Reset to Output Time	50Ω to VTT	-	5	ns	
SSTL (bit pattern	t _w	Pulse Duration	CK, CK# HIGH or LOW	2.5	-	ns	
by JESD82-3 or JESD82-4)	t _{act}	Differential Inputs Active Time		-	22	ns	2
,	t _{inact}	Differential Inputs Inactive Time		-	22	ns	3
	t _{su}	Setup Time, Fast Slew Rate	Data Before CK	0.75	-	ns	4, 6
		Setup Time, Slow Slew Rate	HIGH, CK# LOW	0.9	-	ns	5, 6
	t _h	Hold Time, Fast Slew Rate	Data After CK	0.75	-	ns	4, 6
		Hold Time, Slow Slew Rate	HIGH, CK# LOW	0.9	-	ns	5, 6

- Notes: 1. Timing and switching specifications for the register listed above are critical for proper operation of DDR SDRAM Registered DIMMs. These are meant to be a subset of the parameters for the specific device used on the module. Detailed information for this register is available in JEDEC Standard JESD82.
 - 2. Data inputs must be low a minimum time of t_{act} max, after RESET# is taken HIGH.
 - 3. Data and clock inputs must be held at valid levels (not floating) a minimum time of t_{inact} max, after RESET# is taken LOW.
 - 4. For data signal input slew rate ≥ 1 V/ns.
 - 5. For data signal input slew rate \geq 0.5 V/ns and < 1 V/ns.
 - 6. CK, CK# signals input slew rate ≥ 1 V/ns.


Table 17: PLL Clock Driver Timing Requirements and Switching Characteristics

Note: 1

		0°C ≤ T _A ≤ +70°C VDD = +2.5V ±0.2V				
Parameter	Symbol	Min	Nominal	Max	Units	Notes
Operating Clock Frequency	†CK	60	-	170	MHz	2, 3
Input Duty Cycle	^t DC	40	-	60	%	
Stabilization Time	^t STAB	-	-	100	ms	4
Cycle to Cycle Jitter	tJIT _{CC}	-75	-	75	ps	
Static Phase Offset	t∅	-50	0	50	ps	5
Output Clock Skew	^t SK _o	-	-	100	ps	
Period Jitter	tJIT _{PER}	-75	-	75	ps	6
Half-Period Jitter	tJIT _{HPER}	-100	-	100	ps	6
Input Clock Slew Rate	^t LS _I	1.0	-	4	V/ns	
Output Clock Slew Rate	^t LS _o	1.0	-	2	V/ns	7

Notes: 1. Timing and switching specifications for the PLL listed above are critical for proper operation of DDR SDRAM Registered DIMMs. These are meant to be a subset of the parameters for the specific device used on the module. Detailed information for this PLL is available in JEDEC Standard JESD82.

- 2. The PLL must be able to handle spread spectrum induced skew.
- 3. Operating clock frequency indicates a range over which the PLL must be able to lock, but in which it is not required to meet the other timing parameters. (Used for low-speed system debug.)
- 4. Stabilization time is the time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal after power up.
- 5. Static Phase Offset does not include Jitter.
- 6. Period Jitter and Half-Period Jitter specifications are separate specifications that must be met independently of each other.
- 7. The Output Slew Rate is determined from the IBIS model:





Serial Presence-Detect

SPD Clock and Data Conventions

Data states on the SDA line can change only during SCL LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions (Figure 11, "Data Validity," on page 32, and Figure 12, "Definition of Start and Stop," on page 33).

SPD Start Condition

All commands are preceded by the start condition, which is a HIGH-to-LOW transition of SDA when SCL is HIGH. The SPD device continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met.

SPD Stop Condition

All communications are terminated by a stop condition, which is a LOW-to-HIGH transition of SDA when SCL is HIGH. The stop condition is also used to place the SPD device into standby power mode.

SPD Acknowledge

Acknowledge is a software convention used to indicate successful data transfers. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle, the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data (Figure 13, "Acknowledge Response From Receiver," on page 33).

The SPD device will always respond with an acknowledge after recognition of a start condition and its slave address. If both the device and a WRITE operation have been selected, the SPD device will respond with an acknowledge after the receipt of each subsequent 8-bit word. In the read mode the SPD device will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is generated by the master, the slave will continue to transmit data. If an acknowledge is not detected, the slave will terminate further data transmissions and await the stop condition to return to standby power mode.

Figure 11: Data Validity






Figure 12: Definition of Start and Stop




Figure 13: Acknowledge Response From Receiver






Table 18: EEPROM Device Select Code

The most significant bit (b7) is sent first

Select Code	Device Type Identifier			Chip Enable			R₩	
Select code	b7	b6	b5	b4	b3	b2	b1	b0
Memory Area Select Code (two arrays)	1	0	1	0	SA2	SA1	SA0	RW
Protection Register Select Code	0	1	1	0	SA2	SA1	SA0	RW

Table 19: EEPROM Operating Modes

Mode	RW Bit	WC	Bytes	Initial Sequence
Current Address Read	1	VIH or VIL	1	START, Device Select, $R\overline{W} = '1'$
Random Address Read	0	VIH or VIL	1	START, Device Select, $R\overline{W} = '0'$, Address
	1	VIH or VIL	1	reSTART, Device Select, $R\overline{W} = '1'$
Sequential Read	1	VIH or VIL	≥ 1	Similar to Current or Random Address Read
Byte Write	0	VIL	1	START, Device Select, $R\overline{W} = '0'$
Page Write	0	VIL	≤ 16	START, Device Select, $R\overline{W} = '0'$

Figure 14: SPD EEPROM Timing Diagram




Table 20: Serial Presence-Detect EEPROM DC Operating Conditions

All voltages referenced to Vss; VDDSPD = +2.3V to +3.6V

Parameter/Condition	Symbol	Min	Мах	Units
Supply Voltage	Vddspd	2.3	3.6	V
Input High Voltage: Logic 1; All inputs	ViH	VDDSPD X 0.7	VDDSPD + 0.5	V
Input Low Voltage: Logic 0; All inputs	VIL	-0.6	VDDSPD x 0.3	V
Output Low Voltage: IOUT = 3mA	Vol	_	0.4	V
Input Leakage Current: VIN = GND to VDD	ILI	0.10	3	μΑ
Output Leakage Current: Vout = GND to VDD	ILO	0.05	3	μΑ
Standby Current:	Isb	1.6	4	μΑ
Power Supply Current, READ: SCL clock frequency = 100 KHz	Icc _R	0.4	1	mA
Powr Supply Current, WRITE: SCL clock frequency = 100 KHz	Icc _w	2	3	mA

Table 21: Serial Presence-Detect EEPROM AC Operating Conditions

All voltages referenced to Vss; VDDSPD = +2.3V to +3.6V

Parameter/Condition	Symbol	Min	Max	Units	Notes
SCL LOW to SDA data-out valid	^t AA	0.2	0.9	μs	1
Time the bus must be free before a new transition can start	^t BUF	1.3		μs	
Data-out hold time	^t DH	200		ns	
SDA and SCL fall time	^t F		300	ns	2
Data-in hold time	tHD:DAT	0		μs	
Start condition hold time	tHD:STA	0.6		μs	
Clock HIGH period	tHIGH	0.6		μs	
Noise suppression time constant at SCL, SDA inputs	^t l		50	ns	
Clock LOW period	^t LOW	1.3		μs	
SDA and SCL rise time	^t R		0.3	μs	2
SCL clock frequency	†SCL		400	KHz	
Data-in setup time	^t SU:DAT	100		ns	
Start condition setup time	^t SU:STA	0.6		μs	3
Stop condition setup time	^t SU:STO	0.6		μs	
WRITE cycle time	^t WRC		10	ms	4

Notes: 1. To avoid spurious START and STOP conditions, a minimum delay is placed between SCL = 1 and the falling or rising edge of SDA.

- 2. This parameter is sampled.
- 3. For a reSTART condition, or following a WRITE cycle.
- 4. The SPD EEPROM WRITE cycle time (^tWRC) is the time from a valid stop condition of a write sequence to the end of the EEPROM internal erase/program cycle. During the WRITE cycle, the EEPROM bus interface circuit is disabled, SDA remains HIGH due to pull-up resistor, and the EEPROM does not respond to its slave address.



Table 22: Serial Presence-Detect Matrix

"1"/"0": Serial Data, "driven to HIGH"/"driven to LOW"

Byte	Description	Entry (Version)	MT9VDVF3272	MT9VDVF6472
0	Number of SPD Bytes Used by Micron	128	80	80
1	Total Number of Bytes in SPD Device	256	08	08
2	Fundamental Memory Type	SDRAM DDR	07	07
3	Number of Row Addresses on Assembly	13	0D	0D
4	Number of Column Addresses on Assembly	10 or 11	0A	0B
5	Number of Physical Ranks on DIMM	1	01	01
6	Module Data Width	72	48	48
7	Module Data Width (Continued)	0	00	00
8	Module Voltage Interface Levels	SSTL 2.5V	04	04
9	SDRAM Cycle Time, ^t CK (CAS Latency = 2.5) (See note 1)	6ns(-335) 7ns (-262/-26A) 7.5ns (-265) 8ns (-202)	60 70 75 80	60 70 75 80
10	SDRAM Access From Clock, [†] AC (CAS Latency = 2.5)	0.7(-335) 0.75ns (-262/-26A/-265) 0.8ns (-202)	70 75 80	70 75 80
11	Module Configuration Type	ECC	02	02
12	Refresh Rate/Type	7.81µs/SELF	82	82
13	SDRAM Device Width (Primary SDRAM)	8	08	08
14	Error-checking SDRAM Data Width	8	08	08
15	Minimum Clock Delay, Back-to-Back Random Column Access	1 clock	01	01
16	Burst Lengths Supported	2, 4, 8	0E	0E
17	Number of Banks on SDRAM Device	4	04	04
18	CAS Latencies Supported	2, 2.5	0C	0C
19	CS Latency	0	01	01
20	WE Latency	1	02	02
21	SDRAM Module Attributes	Registered, PLL/Diff. Clock	26	26
22	SDRAM Device Attributes: General	Fast/Concurrent AP	C0	C0
23	SDRAM Cycle Time, ^t CK, CAS Latency = 2	7.5ns (-335/-262/-26A) 10ns (-265/-202)	75 A0	75 A0
24	SDRAM Access from CK, ^t AC, CAS Latency = 2	0.70ns (-335) 0.75ns (-262/-26A/-265) 0.8ns (-202)	70 75 80	70 75 80
25	SDRAM Cycle Time, ^t CK, CAS Latency = 1.5	N/A	00	00
26	SDRAM Access from CK, ^t AC, CAS Latency = 1.5	N/A	00	00
27	Minimum Row Precharge Time, ^t RP	18ns (-335) 15ns (-262) 20ns (-202/-265/-26A)	48 3C 50	48 3C 50
28	Minimum Row Active to Row Active, ^t RRD	12ns (-335) 15ns (-262/-26A/-265/-202)	30 3C	30 3C
29	Minimum RAS# to CAS# Delay, ^t RCD	18ns (-335) 15ns (-262) 20ns (-202/-265/-26A)	48 3C 50	48 3C 50



Table 22: Serial Presence-Detect Matrix

"1"/"0": Serial Data, "driven to HIGH"/"driven to LOW"

Byte	Description	Entry (Version)	MT9VDVF3272	MT9VDVF6472
30	Minimum RAS# Pulse Width, ^t RAS	42ns (-335)	2A	2A
	(See note 2)	45ns (-262/-26A/-265)	2D	2D
		40ns (-202)	28	28
31	Module Rank Density	256MB or 512MB	40	40
32	Address and Command Setup Time, ^t IS (See	0.80ns (-335)	80	80
	note 3)	1ns (-262/-26A/-265) 1.1ns (-202)	A0 B0	A0 B0
33	Address and Command Hold Time, ^t IH (See	0.80ns (-335)	80	80
)))	note 3)	1ns (-262/-26A/-265)	A0	A0
	11000 37	1.1ns (-202)	В0	В0
34	Data/ Data Mask Input Setup Time, ^t DS	0.45ns (-335)	45	45
		0.50ns (-262/-26A/-265)	50	50
		0.60ns (-202)	60	60
35	Data/ Data Mask Input Hold Time, ^t DH	0.45ns (-335)	45	45
		0.50ns (-262/-26A/-265)	50	50
26.40		0.60ns (-202)	60	60
	Reserved	50 (225(252)	00	00
41	Min Active Auto Refresh Time ^t RC	60ns (-335/-262) 65ns (-26A/-265)	3C 41	3C 41
		70ns (-202)	46	46
42	Minimum Auto Refresh to Active/	72ns (-335)	48	48
72	Auto Refresh Command Period, [†] RFC	75ns (-262/-26A/-265)	4B	4B
		80ns (-202)	50	50
43	SDRAM Device Max Cycle Time, ^t CKMAX	12ns (-335)	30	30
		13ns (-262/-26A/-265/-202)	34	34
44	SDRAM Device Max DQS-DQ Skew Time,	0.4ns (-335)	28	28
	^t DQSQ	0.5ns (-262/-26A/-265)	32	32
45		0.6ns (-202)	3C	3C
45	SDRAM Device Max Read Data Hold Skew Facto, ^t QHS	0.5ns (-335) 0.75ns (-262/-26A/-265)	50 75	50 75
	racto, QH3	1.0ns (-202)	A0	A0
46	Reserved	(_ = = _ /	00	00
47	DIMM Height		11	11
	Reserved		00	00
62	SPD Revision	Release 1.0	10	10
63	Checksum For Bytes 0–62	-335	45	86
05	Checksum for bytes 0–02	-262	E2	23
		-26A	0F	50
		-265	3F	80
		-202	DA	1B
64	Manufacturer's JEDEC ID Code	MICRON	2C	2C
65-71	Manufacturer's JEDEC ID Code	(Continued)	FF	FF
72	Manufacturing Location	01–12	01–0C	01–0C
73-90	Module Part Number (ASCII)		Variable Data	Variable Data
91	PCB Identification Code	1-9	01-09	01-09
92	Identification Code (Continued)	0	00	00
93	Year of Manufacture in BCD		Variable Data	Variable Data

Table 22: Serial Presence-Detect Matrix

"1"/"0": Serial Data, "driven to HIGH"/"driven to LOW"

Byte	Description	Entry (Version)	MT9VDVF3272	MT9VDVF6472
94	Week of Manufacture in BCD		Variable Data	Variable Data
95-98	Module Serial Number		Variable Data	Variable Data
99-127	Manufacturer-specific Data (RSVD)		_	_


- Notes: 1. Value for -26A ^tCK set to 7ns (0x70) for optimum BIOS compatibility. Actual device specification vaule is 7.5ns.
 - 2. The value of ^tRAS used for -26A/-265 modules is calculated from ^tRC ^tRP. Actual device specification value is 40 ns.
 - 3. The JEDEC SPD specification allows fast or slow slew rate values for these bytes. The worst-case (slow slew rate) value is repesented here. Systems requiring the fast slew rate setup and hold values are supported, provided the faster minimum slew rate is met.



Package Dimensions

All dimensions in inches (millimeters); $\frac{MAX}{MIN}$ or typical where noted.

Figure 15: 184-Pin VLP DIMM Dimensions



Data Sheet Designation

Released (No Mark): This data sheet contains minimum and maximum limits specified over the complete power supply and temperature range for production devices. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 prodmktg@micron.com www.micron.com Customer Comment Line: 800-932-4992 Micron, the M logo, and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the complete power supply and temperature range for production devices. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.