











SN74LVC2G66

SCES325L-JULY 2001-REVISED SEPTEMBER 2015

# SN74LVC2G66 Dual Bilateral Analog Switch

#### **Features**

- Available in the Texas Instruments NanoFree™ Package
- 1.65-V to 5.5-V V<sub>CC</sub> Operation
- Inputs Accept Voltages to 5.5 V
- Max  $t_{pd}$  of 0.8 ns at 3.3 V
- High On-Off Output Voltage Ratio
- High Degree of Linearity
- High Speed, Typically 0.5 ns  $(V_{CC} = 3 \text{ V}, C_L = 50 \text{ pF})$
- Rail-to-Rail Input/Output
- Low ON-State Resistance, Typically ≉6 Ω  $(V_{CC} = 4.5 \text{ V})$
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

## 2 Applications

- Wireless Devices
- Audio and Video Signal Routing
- Portable Computing
- Wearable Devices
- Signal Gating, Chopping, Modulation or Demodulation (Modem)
- Signal Multiplexing for Analog-to-Digital and Digital-to-Analog Conversion Systems

### 3 Description

This dual bilateral analog switch is designed for 1.65-V to 5.5-V  $V_{CC}$  operation.

The SN74LVC2G66 device can handle both analog and digital signals. The SN74LVC2G66 device permits signals with amplitudes of up to 5.5 V (peak) to be transmitted in either direction.

NanoFree package technology is а breakthrough in IC packaging concepts, using the die as the package.

Each switch section has its own enable-input control (C). A high-level voltage applied to C turns on the associated switch section.


Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74LVC2G66DCT	SSOP (8)	2.95 mm × 2.80 mm
SN74LVC2G66DCU	VSSOP (8)	2.30 mm × 2.00 mm
SN74LVC2G66YZP	DSBGA (8)	1.91 mm × 0.91 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## Logic Diagram, Each Switch (Positive Logic)





#### **Table of Contents**

Features 1		8.1 Overview	13
• •			
•		8.4 Device Functional Modes	13
-	9	Application and Implementation	14
_			
•			
S S S S S S S S S S S S S S S S S S S	10	Power Supply Recommendations	15
•	11	Layout	16
		-	
	12	•	
•		•	
, -		12.3 Electrostatic Discharge Caution	17
		12.4 Glossary	17
Detailed Description	13	Mechanical, Packaging, and Orderable	
	Features         1           Applications         1           Description         1           Revision History         2           Pin Configuration and Functions         3           Specifications         4           6.1 Absolute Maximum Ratings         4           6.2 ESD Ratings         4           6.3 Recommended Operating Conditions         4           6.4 Thermal Information         5           6.5 Electrical Characteristics         5           6.6 Switching Characteristics         6           6.7 Analog Switch Characteristics         6           6.8 Operating Characteristics         7           6.9 Typical Characteristics         7           Parameter Measurement Information         8           Detailed Description         13	Applications         1           Description         1           Revision History         2           Pin Configuration and Functions         3           Specifications         4           6.1 Absolute Maximum Ratings         4           6.2 ESD Ratings         4           6.3 Recommended Operating Conditions         4           6.4 Thermal Information         5           6.5 Electrical Characteristics         5           6.6 Switching Characteristics         6           6.7 Analog Switch Characteristics         6           6.8 Operating Characteristics         7           6.9 Typical Characteristics         7           Parameter Measurement Information         8	Applications18.2 Functional Block DiagramDescription18.3 Feature DescriptionRevision History28.4 Device Functional ModesPin Configuration and Functions39 Application and ImplementationSpecifications49.1 Application Information6.1 Absolute Maximum Ratings49.2 Typical Application6.2 ESD Ratings410 Power Supply Recommendations6.3 Recommended Operating Conditions411 Layout6.4 Thermal Information511.1 Layout Guidelines6.5 Electrical Characteristics511.2 Layout Example6.6 Switching Characteristics612.1 Community Resources6.7 Analog Switch Characteristics612.1 Community Resources6.8 Operating Characteristics712.2 Trademarks6.9 Typical Characteristics712.3 Electrostatic Discharge Caution7 Parameter Measurement Information812.4 Glossary

#### 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision K (January 2014) to Revision L

**Page** 

Added Applications section, Device Information table, Pin Configuration and Functions section, ESD Ratings table,
 Typical Characteristics section, Feature Description section, Device Functional Modes, Application and
 Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation
 Support section, and Mechanical, Packaging, and Orderable Information section
 Added Thermal Information table.


#### Changes from Revision J (December 2011) to Revision K


Page

Updated document to new TI data sheet format--no specification changes.
 Removed Ordering Information table.



## 5 Pin Configuration and Functions





YZP Package 8-Pin DSBGA Bottom View

See mecahnical drawings for dimensions.

#### **Pin Functions**

	PIN	1/0	DESCRIPTION				
NAME	NO.	I/O	DESCRIPTION				
1A	1	I/O	Bidirectional signal to be switched				
1B	2	I/O	Bidirectional signal to be switched				
1C	3	1	Controls the switch (L = OFF, H = ON)				
2A	5	I/O	Bidirectional signal to be switched				
2B	6	I/O	Bidirectional signal to be switched				
2C	7	1	Controls the switch (L = OFF, H = ON)				
GND	4	_	Ground pin				
V <sub>CC</sub>	8	_	Power pin				



### 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage <sup>(2)</sup>		-0.5	6.5	V
$V_{I}$	Input voltage (2)(3)		-0.5	6.5	V
Vo	Switch I/O voltage (2)(3)(4)		-0.5	$V_{CC} + 0.5$	V
I <sub>IK</sub>	Control input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>I/OK</sub>	I/O port diode current	$V_{I/O} < 0$ or $V_{I/O} > V_{CC}$		-50	mA
I <sub>T</sub>	On-state switch current	$V_{I/O} = 0$ to $V_{CC}$		±50	mA
	Continuous current through V <sub>CC</sub> or GND			±100	mA
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground, unless otherwise specified.

#### 6.2 ESD Ratings

			VALUE	UNIT
	Floatrootatio	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

See (1).

			MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage		1.65	5.5	V	
V <sub>I/O</sub>	I/O port voltage		0	$V_{CC}$	V	
		V <sub>CC</sub> = 1.65 V to 1.95 V	V <sub>CC</sub> × 0.65			
.,	High level input valtage control input	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	$V_{CC} \times 0.7$		.,	
$V_{IH}$	High-level input voltage, control input $V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	$V_{CC} \times 0.7$		V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$V_{CC} \times 0.7$			
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$V_{CC} \times 0.35$		
\/	Low-level input voltage, control input	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$	V	
$V_{IL}$		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		$V_{CC} \times 0.3$	$V_{CC} \times 0.3$	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		$V_{CC} \times 0.3$		
$V_{I}$	Control input voltage		0	5.5	V	
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		20		
۸4/۸۰,	lanut transition via au fall time	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		20	no/\/	
Δt/Δv	Input transition rise or fall time	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		10	ns/V	
	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$			10		
T <sub>A</sub>	Operating free-air temperature		-40	85	°C	

All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.

<sup>(3)</sup> The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>(4)</sup> This value is limited to 5.5 V maximum.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 6.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	DCT (SSOP)	DCU (VSSOP)	YZP (DSBGA)	UNIT
		8 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	220	204	102	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	_	77	_	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	_	83.2	_	°C/W
ΨЈТ	Junction-to-top characterization parameter	_	7.1	_	°C/W
ΨЈВ	Junction-to-board characterization parameter	_	82.7	_	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	_	n/a	_	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

#### 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITION	ONS	V <sub>CC</sub>	MIN TYP <sup>(1)</sup>	MAX	UNIT
			$I_S = 4 \text{ mA}$	1.65 V	12.5	30	
_	ON-state switch resistance	$V_I = V_{CC}$ or GND,	$I_S = 8 \text{ mA}$	2.3 V	9	20	Ω
r <sub>on</sub>	ON-state switch resistance	$V_C = V_{IH}$ (see Figure 3 and Figure 1)	$I_S = 24 \text{ mA}$	3 V	7.5	15	12
		,	$I_S = 32 \text{ mA}$	4.5 V	6	10	
			$I_S = 4 \text{ mA}$	1.65 V	85	120 <sup>(1)</sup>	
r	Peak ON-state resistance	$V_I = V_{CC}$ to GND,	$I_S = 8 \text{ mA}$	2.3 V	22	30 <sup>(1)</sup>	Ω
r <sub>on(p)</sub>	reak ON-state resistance	V <sub>C</sub> = V <sub>IH</sub> (see Figure 3 and Figure 1)	$I_S = 24 \text{ mA}$	3 V	12	20	12
		,	$I_S = 32 \text{ mA}$	4.5 V	7.5	15	
			$I_S = 4 \text{ mA}$	1.65 V		7	
۸	Difference of ON-state resistance between switches	$V_I = V_{CC}$ to GND,	$I_S = 8 \text{ mA}$	2.3 V		5	Ω
ΔI <sub>on</sub>		V <sub>C</sub> = V <sub>IH</sub> (see Figure 3 and Figure 1)	$I_S = 24 \text{ mA}$	3 V		3	
			$I_S = 32 \text{ mA}$	4.5 V		2	
		$V_I = V_{CC}$ and $V_O = GND$ or	·			±1	
I <sub>S(off)</sub>	OFF-state switch leakage current	$V_I = GND$ and $V_O = V_{CC}$ , $V_C = V_{IL}$ (see Figure 4)		5.5 V		±0.1 <sup>(1)</sup>	μA
	ON state quitab lookage gurrent	$V_I = V_{CC}$ or GND, $V_C = V_{IH}$ , $V_C$	o = Open	5.5 V		±1	
I <sub>S(on)</sub>	ON-state switch leakage current	(see Figure 5)		5.5 V		±0.1 <sup>(1)</sup>	μA
	Control input current	V - V or CND		5.5 V		±1	μA
l <sub>l</sub>	Control input current	$V_C = V_{CC}$ or GND		5.5 V		±0.1 <sup>(1)</sup>	μΑ
	Cupply ourrent	V - V or CND		5.5 V		10	
I <sub>CC</sub>	Supply current	$V_C = V_{CC}$ or GND		5.5 V	1 (1)		μΑ
$\Delta I_{CC}$	Supply-current change	$V_C = V_{CC} - 0.6 \text{ V}$		5.5 V		500	μΑ
C <sub>ic</sub>	Control input capacitance			5 V	3.5		pF
C <sub>io(off)</sub>	Switch input / output capacitance			5 V	6		pF
C <sub>io(on)</sub>	Switch input / output capacitance			5 V	14		pF

(1)  $T_A = 25^{\circ}C$ 



#### 6.6 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = ± 0.1		V <sub>CC</sub> = 2 ± 0.2		V <sub>CC</sub> = ± 0.3		V <sub>CC</sub> = ± 0.5		UNIT
	(INPUT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{pd}^{(1)}$	A or B	B or A		2		1.2		8.0		0.6	ns
t <sub>en</sub> (2)	С	A or B	2.3	10	1.6	5.6	1.5	4.4	1.3	3.9	ns
t <sub>dis</sub> (3)	С	A or B	2.5	10.5	1.2	6.9	2	7.2	1.1	6.3	ns

<sup>(1)</sup> t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>. The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

#### 6.7 Analog Switch Characteristics

 $T_A = 25^{\circ}C$ 

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V <sub>CC</sub>	TYP	UNIT
				1.65 V	35	
			$C_L = 50 \text{ pF}, R_L = 600 \Omega,$	2.3 V	120	
			f <sub>in</sub> = sine wave (see Figure 6)	3 V	175	
Frequency response	A or B	B or A		4.5 V	195	MHz
(switch on)	AOIB	BULA		1.65 V	>300	IVITZ
			$C_L = 5 \text{ pF}, R_L = 50 \Omega,$	2.3 V	>300	
			f <sub>in</sub> = sine wave (see Figure 6)	3 V	>300	
				4.5 V	>300	
				1.65 V	-58	
			$C_L = 50 \text{ pF}, R_L = 600 \Omega,$	2.3 V	-58	
Crosstalk <sup>(1)</sup> (between switches)			f <sub>in</sub> = 1 MHz (sine wave) (see Figure 7)	3 V	-58	dB
	A or B	B or A		4.5 V	-58	
	AOIB	BULA		1.65 V	-42	
			$C_L = 5 \text{ pF}, R_L = 50 \Omega,$	2.3 V	-42	
			f <sub>in</sub> = 1 MHz (sine wave) (see Figure 7)	3 V	-42	
			, ,	4.5 V	-42	
				1.65 V	35	
Crosstalk	С	A or D	$C_L = 50 \text{ pF}, R_L = 600 \Omega,$	2.3 V	50	
(control input to signal output)	C	A or B	f <sub>in</sub> = 1 MHz (square wave) (see Figure 8)	3 V	70	mV
				4.5 V	100	
				1.65 V	-58	
			$C_L = 50 \text{ pF}, R_L = 600 \Omega,$	2.3 V	-58	
			f <sub>in</sub> = 1 MHz (sine wave) (see Figure 9)	3 V	-58	
Feedthrough attenuation	A or D	D or A	,	4.5 V	-58	dB
(switch off)	A or B	B or A		1.65 V	-42	
			$C_L = 5 \text{ pF}, R_L = 50 \Omega,$	2.3 V	-42	
		f <sub>in</sub> = 1 MHz (sine wave) (see Figure 9)	3 V	-42		
			,	4.5 V	-42	

(1) Adjust fin voltage to obtain 0 dBm at input.

<sup>2)</sup> t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.

<sup>(3)</sup> t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.



# **Analog Switch Characteristics (continued)**

 $T_A = 25$ °C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V <sub>cc</sub>	ТҮР	UNIT
				1.65 V	0.1%	
			$C_L = 50 \text{ pF}, R_L = 10 \text{ k}\Omega,$ $f_{in} = 1 \text{ kHz (sine wave)}$	2.3 V	0.025%	
	A or B	B or A	(see Figure 10)	3 V	0.015%	
Sine-wave distortion			,	4.5 V	0.01%	
Sille-wave distortion				1.65 V	0.15%	
			$C_L = 50 \text{ pF}, R_L = 10 \text{ k}\Omega,$ $f_{in} = 10 \text{ kHz} \text{ (sine wave)}$	2.3 V	0.025%	
			(see Figure 10)	3 V	0.015%	
				4.5 V	0.01%	

## 6.8 Operating Characteristics

 $T_A = 25$ °C

	PARAMETER	TEST	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	V <sub>CC</sub> = 5 V	UNIT
	PARAMETER	CONDITIONS	TYP	TYP	TYP	TYP	UNIT
$C_{pd}$	Power dissipation capacitance	f = 10 MHz	8	9	9.5	11	pF

## 6.9 Typical Characteristics





Figure 1. Typical  $r_{on}$  as a Function of Input Voltage (V<sub>I</sub>) for  $V_{I} = 0$  to  $V_{CC}$ 

Submit Documentation Feedback




#### **Parameter Measurement Information**



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	<b>V</b> <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

V	INF	PUTS	.,	.,		R <sub>∟</sub>	.,
V <sub>cc</sub>	V,	t,/t,	V <sub>M</sub>	<b>V</b> <sub>LOAD</sub>	<b>C</b> ∟		V <sub>Δ</sub>
$1.8~V\pm0.15~V$	V <sub>cc</sub>	≤2 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	30 pF	<b>1 k</b> Ω	0.15 V
$\textbf{2.5 V} \pm \textbf{0.2 V}$	V <sub>cc</sub>	≤2 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	30 pF	<b>500</b> Ω	0.15 V
3.3 V $\pm$ 0.3 V	V <sub>cc</sub>	≤2.5 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	50 pF	<b>500</b> Ω	0.3 V
5 V $\pm$ 0.5 V	V <sub>cc</sub>	≤2.5 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	50 pF	500 Ω	0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators have the following characteristics: PRR  $\leq$  10 MHz,  $Z_{o}$  = 50  $\Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{\mbox{\tiny PLZ}}$  and  $\dot{t}_{\mbox{\tiny PHZ}}$  are the same as  $t_{\mbox{\tiny dis}}.$
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms

Submit Documentation Feedback

Copyright © 2001-2015, Texas Instruments Incorporated






Figure 3. ON-State Resistance Test Circuit




Figure 4. OFF-State Switch Leakage-Current Test Circuit






Figure 5. ON-State Leakage-Current Test Circuit




Figure 6. Frequency Response (Switch On)






Figure 7. Crosstalk (Between Switches)




Figure 8. Crosstalk (Control Input, Switch Output)






Figure 9. Feedthrough (Switch Off)




Figure 10. Sine-Wave Distortion

Submit Documentation Feedback




### 8 Detailed Description

#### 8.1 Overview

This dual bilateral analog switch is designed for 1.65-V to 5.5-V  $V_{CC}$  operation. Robust LVC family technology allows this device to accept input voltages without connecting power to  $V_{CC}$ .

The SN74LVC2G66 device permits signals with amplitudes of up to 5.5 V (peak) to be transmitted in either direction. A high-level voltage applied to the control pin C enables the respective switch to begin propagating signals across the device. A low-level voltage disables this transmission. Each device incorporates two switches with independent control and operation.

## 8.2 Functional Block Diagram



#### 8.3 Feature Description

Each switch section has its own enable-input control (C). A high-level voltage applied to C turns on the associated switch section. When C is this Signals can pass through A to B or B to A. Low ON-resistance of 6  $\Omega$  at 4.5-V V<sub>CC</sub> is ideal for analog signal conditioning systems. The control signals can accept voltages up to 5.5 V without V<sub>CC</sub> connected in the system. Combination of lower t<sub>pd</sub> of 0.8 ns at 3.3 V and low enable and disable time make this part suitable for high-speed signal switching applications.

#### 8.4 Device Functional Modes

Table 1 lists the functional modes of the SN74LVC2G66.

**Table 1. Function Table** 

CONTROL INPUT (C)	SWITCH
L	Off
Н	On



### 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The SN74LVC2G66 can be used in any situation where an Dual SPST switch would be used and a solid-state, voltage controlled version is preferred.

### 9.2 Typical Application




Figure 11. Typical Application Schematic

#### 9.2.1 Design Requirements

The SN74LVC2G66 allows on/off control of analog and digital signals with a digital control signal. All input signals should remain between 0 V and  $V_{CC}$  for optimal operation.

#### 9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
  - For rise time and fall time specifications, see Δt/Δv in the *Recommended Operating Conditions* table.
  - For specified high and low levels, see V<sub>IH</sub> and V<sub>IL</sub> in the Recommended Operating Conditions table.
  - Inputs and outputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid  $V_{\rm CC}$ .
- 2. Recommended Output Conditions:
  - Load currents should not exceed ±50 mA.
- 3. Frequency Selection Criterion:
  - Maximum frequency tested is 150 MHz.
  - Added trace resistance or capacitance can reduce maximum frequency capability; use layout practices as directed in *Layout*.


Submit Documentation Feedback

Copyright © 2001–2015, Texas Instruments Incorporated



### **Typical Application (continued)**

#### 9.2.3 Application Curve



Pin: A-B,  $V_{CC} = 3 \text{ V}$ ,  $I_S = 24 \text{ mA}$ 

Figure 12. ron vs VI

### 10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*.

Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- $\mu$ F bypass capacitor is recommended. If there are multiple pins labeled  $V_{CC}$ , then a 0.01- $\mu$ F or 0.022- $\mu$ F capacitor is recommended for each  $V_{CC}$  because the VCC pins will be tied together internally. For devices with dual-supply pins operating at different voltages, for example  $V_{CC}$  and  $V_{DD}$ , a 0.1- $\mu$ F bypass capacitor is recommended for each supply pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.



### 11 Layout

## 11.1 Layout Guidelines

Reflections and matching are closely related to loop antenna theory, but different enough to warrant their own discussion. When a PCB trace turns a corner at a 90° angle, a reflection can occur. This is primarily due to the change of width of the trace. At the apex of the turn, the trace width is increased to 1.414 times its width. This upsets the transmission line characteristics, especially the distributed capacitance and self–inductance of the trace — resulting in the reflection.

#### **NOTE**

Not all PCB traces can be straight, and so they will have to turn corners. Figure 13 shows progressively better techniques of rounding corners. Only the last example maintains constant trace width and minimizes reflections.

### 11.2 Layout Example




Figure 13. Trace Example

6

Submit Documentation Feedback



## 12 Device and Documentation Support

#### 12.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Lise

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.2 Trademarks

NanoFree, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

#### 12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





17-Aug-2015

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVC2G66DCTR	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	C66 Z	Samples
SN74LVC2G66DCTRE4	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	C66 Z	Samples
SN74LVC2G66DCTRG4	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	C66 Z	Samples
SN74LVC2G66DCUR	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 85	(66 ~ C66Q ~ C66R) CZ	Samples
SN74LVC2G66DCURE4	ACTIVE	VSSOP	DCU	8		TBD	Call TI	Call TI	-40 to 85		Samples
SN74LVC2G66DCURG4	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	C66R	Samples
SN74LVC2G66DCUT	ACTIVE	VSSOP	DCU	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 85	(C66Q ~ C66R)	Samples
SN74LVC2G66DCUTE4	ACTIVE	VSSOP	DCU	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	C66R	Samples
SN74LVC2G66DCUTG4	ACTIVE	VSSOP	DCU	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	C66R	Samples
SN74LVC2G66YZPR	ACTIVE	DSBGA	YZP	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(C62 ~ C67 ~ C6N)	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.





17-Aug-2015

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LVC2G66:

Automotive: SN74LVC2G66-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

## PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jan-2016


## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC2G66DCTR	SM8	DCT	8	3000	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
SN74LVC2G66DCUR	VSSOP	DCU	8	3000	180.0	9.0	2.05	3.3	1.0	4.0	8.0	Q3
SN74LVC2G66DCUR	VSSOP	DCU	8	3000	178.0	9.5	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2G66DCURG4	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2G66DCUT	VSSOP	DCU	8	250	178.0	9.5	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2G66DCUTG4	VSSOP	DCU	8	250	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2G66YZPR	DSBGA	YZP	8	3000	178.0	9.2	1.02	2.02	0.63	4.0	8.0	Q1

www.ti.com 14-Jan-2016




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC2G66DCTR	SM8	DCT	8	3000	182.0	182.0	20.0
SN74LVC2G66DCUR	VSSOP	DCU	8	3000	182.0	182.0	20.0
SN74LVC2G66DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
SN74LVC2G66DCURG4	VSSOP	DCU	8	3000	202.0	201.0	28.0
SN74LVC2G66DCUT	VSSOP	DCU	8	250	202.0	201.0	28.0
SN74LVC2G66DCUTG4	VSSOP	DCU	8	250	202.0	201.0	28.0
SN74LVC2G66YZPR	DSBGA	YZP	8	3000	220.0	220.0	35.0

## DCT (R-PDSO-G8)

#### PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- D. Falls within JEDEC MO-187 variation DA.

## DCT (R-PDSO-G8)

## PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# DCU (R-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)




NOTES:

- : A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-187 variation CA.



DCU (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE (DIE DOWN)




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



YZP (R-XBGA-N8)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>