

NTE74165 Integrated Circuit TTL – 8–Bit Parallel–In/Serial–Out Shift Register

Description:

The NTE74165 is an 8-bit serial shift register in a 16-Lead plastic DIP type package that shifts the data in the direction of Q_A toward Q_H when clocked. Parallel-in access to each stage is made available by eight individual direct data inputs that are enabled by a low level at the shift/load input. This register also features gated clock inputs and complementary outputs from the eighth bit. All inputs are diode-clamped to minimize transmission-line effects, thereby simplifying system design.

Clocking is accomplished through a 2-input positive-NOR gate, permitting one input to be used as a clock inhibit function. Holding either of the clock inputs high inhibits clocking and holding either clock input low with the shift/load input high enables the other clock input. The clock inhibit input should be changed to the high level only while the clock input is high. Parallel loading is inhibited as long as the shift/load input is high. Data at the parallel inputs are loaded directly into the register while the shift/load input is low independently of the levels of the clock, clock inhibit, or serial inputs.

Features:

- Complementary Outputs
- Direct Overriding Load (Data) Inputs
- Gated Clock Inputs
- Parallel-to-Serial Data Conversion

Absolute Maximum Ratings: (Note 1)

Supply Voltage, V _{CC}	7V
DC Input Voltage, V _{IN} 5	5.5V
Interemitter Voltage (Note 2) 5	.5V
Power Dissipation, P _D	mW
Operating Temperature Range, T _A	0°C
Storage Temperature Range, T _{stg} 65°C to +150	0°C

- Note 1. Unless otherwise specified, all voltages are referenced to GND.
- Note 2. This is the voltage between two emitters of a multiple–emitter transistor. This rating applies to the shift/load input in conjunction with the clock–inhibit inputs.

Recommended Operating Conditions:

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{CC}	4.75	5.0	5.25	V
High-Level Output Current	Іон	_	_	-800	μΑ
Low-Level Output Current	I _{OL}	_	_	16	mA
Clock Frequency	f _{clock}	0	_	20	MHz
Width of Clock Input Pulse	t _w (clock)	25	_	_	ns
Width of Load Input Pulse	t _w (load)	15	_	_	ns
Clock-Enable Setup Time	t _{su}	30	_	_	ns
Parallel Input Setup Time	t _{su}	10	_	_	ns
Serial Input Setup Time	t _{su}	20	_	_	ns
Shift Setup Time	t _{su}	45	_	-	ns
Hold Time at Any Input	t _h	0	_	-	ns
Operating Temperature Range	T _A	0	_	+70	°C

Electrical Characteristics: (Note 3, Note 4)

Parameter	Symbol	Test Conditions			Тур	Max	Unit
High Level Input Voltage	V _{IH}			2	_	_	V
Low Level Input Voltage	V _{IL}			-	_	0.8	V
Input Clamp Voltage	V _{IK}	$V_{CC} = MIN, I_I = -12mA$		-	_	-1.5	V
High Level Output Voltage	V _{OH}	$V_{CC} = MIN, V_{IH} = 2V, V_{IL} = 0.8V,$	$I_{OH} = -800 \mu A$	2.4	3.4	_	V
Low Level Output Voltage	V_{OL}	$V_{CC} = MIN$, $V_{IH} = 2V$, $V_{IL} = 0.8V$,	I _{OL} = 16mA	-	0.2	0.4	V
Input Current	I _I	$V_{CC} = MAX, V_I = 5.5V$		-	_	1	mA
High Level Input Current	I _{IH}	$V_{CC} = MAX, V_I = 2.4V$ Shift/Load		-	_	80	μΑ
			Other Inputs	-	_	40	μΑ
Low Level Input Current	I₁∟	$V_{CC} = MAX, V_I = 0.4V$	Shift/Load	-	_	-3.2	mA
			Other Inputs	-	_	-1.6	mA
Short-Circuit Output Current	I _{OS}	V _{CC} = MAX, Note 4		-18	_	-55	mA
Supply Current	I _{CC}	V _{CC} = MAX, Note 5		-	42	63	mA

- Note 3. .For conditions shown as MIN or MAX, use the appropriate value specified under "Recommended Operation Conditions".
- Note 4. All typical values are at $V_{CC} = 5V$, $T_A = +25$ °C.
- Note 5. Not more than one output should be shorted at a time.
- Note 6. With the outputs open, clock inhibit and clock at 4.5V, and a clock pulse applied to the shift/ load input, I_{CC} is measured first with the parallel inputs at 4.5V, then with the parallel inputs grounded.

<u>Switching Characteristics</u>: $(V_{CC} = 5V, T_A = +25^{\circ}C \text{ unless otherwise specified})$

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Maximum Clock Frequency	f _{max}	$R_L = 400\Omega, C_L = 15pF$	20	26	_	MHz
Propagation Delay Time	t _{PLH}		_	21	31	ns
(From Load Input to Any Output)	t _{PHL}		_	27	40	ns
Propagation Delay Time	t _{PLH}		_	16	24	ns
(From Clock Input to Any Output)	t _{PHL}		_	21	31	ns
Propagation Delay Time	t _{PLH}		_	11	17	ns
(From H Input to Q _H Output)	t _{PHL}		_	24	36	ns
Propagation Delay Time	t _{PLH}		_	18	27	ns
(From H Input to QH Output)	t _{PHL}		_	18	27	ns

Function Table:

Inputs					Inputs Internal			
SHIFT/	Clock			Parallel	Out	puts	Output	
LOAD	Inhibit	Clock	Serial	A H	Q_A	Q _B	Q _H	
L	Х	Х	Х	ah	а	b	h	
Н	L	L	Х	Х	Q_{A0}	Q _{B0}	Q _{H0}	
Н	L	1	Н	Х	Н	Q_{An}	Q_Gn	
Н	L	1	L	Х	L	Q_{An}	Q_Gn	
Н	Н	X	X	Х	Q_{A0}	Q_{B0}	Q_{H0}	



