



3V LVDS High-Speed Differential Line Receivers

Features

- Signaling Rates >400Mbps (200 MHz)
- Single 3.3V Power Supply Design
- Accepts ±350mV (typical) Differential Swing
- Maximum Differential Skew of 0.35ns
- · Maximum Propagation Delay of 3.3ns
- Low Voltage TTL (LVTTL) Outputs
- Industrial Temperature Operating Range: -40°C to 85°C
- · Open, Short, and Terminated Fail Safe
- Meets or Exceeds IEEE 1596.3 SCI Standard
- Meets or Exceeds ANSI/TIA/EIA-644 LVDS Standard
- Packaging (Pb-free & Green avaliable):
 SOIC, TSSOP, and MSOP

Description

The PI90LV032A, PI90LV028A, and PI90LV018A are differential line receivers that use low-voltage differential signaling (LVDS) to support data rates in excess of 400 Mbps. These products are designed for applications requiring high-speed, low-power consumption and low noise generation.


A differential input signal (350mV) is translated by the device to 3V CMOS output level. Exclusive to the PI90LV032A quad receiver is a power-down mode that Three-states the outputs and places the device in a low-power idle state (40mW typical).

Applications


Applications include point-to-point and multidrop baseband data transmission over controlled impedance media of approximately 100 Ohms. The transmission media can be printed circuit board traces, backplanes, or cables.

The PI90LV032A, PI90LV028A, PI90LV018A and companion line drivers (PI90LV031A, PI90LV027A, and PI90LV017A) provide new alternatives to RS-232, PECL, and ECL devices for high-speed, point-to-point interface applications.


PI90LV032A



PI90LV028A



PI90LV018A





Function Tables

PI90LV032A

Ena	bles	Inpi	Output	
EN	EN*	R _{IN+}	R _{IN} _	R _{OUT}
Н	X	Н	L	Н
Н	X	L	Н	L
X	L	Н	L	Н
X	L	L	Н	L
L	Н	X	X	Z

PI90LV028A

Inp	Output	
R _{IN+}	R _{IN} .	ROUT
Н	L	Н
L	Н	L

PI90LV018A

Inp	Output			
R_{IN+}	R _{IN} _	R _{OUT}		
Н	L	Н		
L	Н	L		

Recommended Operating Conditions

	Min.	Тур.	Max.	Units
Supply Voltage (V _{CC})	+3.0	+3.3	+3.6	V
Receiver Input Voltage	GND		+3.0	
Operating Free Air Temperature (T _A)	-40	+25	+85	°C

Pin Descriptions

Name	Description	
R _{OUT}	TTL/CMOS receiver output pins	
R _{IN+}	Non-inverting receiver input pins	
R _{IN} -	Inverting receiver input pins	
GND	Ground pin	
V _{CC}	Positive power supply pin, +3.3V ±10%	

Absolute Maximum Ratings (see Note 1, Page 4)

Supply Voltage (V _{CC})
Input Voltage (R _{IN+} , R _{IN-})0.3V to +3.9V
Enable Input Voltage (EN, EN*) –0.3V to (V _{CC} +0.3V)
Output Voltage (R _{OUT})0.3V to (V _{CC} +0.3V)
S Package
Derate S Package
Storage Temperature Range65°C to +150°C
Lead Temperature Range Soldering (4s) +260°C
Maximum Junction Temperature +150°C
ESD Rating≥6kV

Note:

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



Electrical Characteristics

Over supply voltage and operating temperature ranges, unless otherwise specified. (Note 2)

Symbol	Parameter	Conditions		Pin	Min.	Тур.	Max.	Units
V_{TH}	Differential Input High Threshold	Vcm = +1.2V(12)				+20	+100	mV
V_{TL}	Differential Input Low Threshold				-100	-20		
VCMR	Common-Mode Voltage Range	$V_{ID} = 200$ m	V peak-to-peak(5)	R _{IN+} , R _{IN-}	0.1		2.3	V
		$V_{IN} = +2.8V$	$V_{CC} = +3.6 \text{ or } 0V$		-10	±1	+10	
I _{IN}	Input Current	$V_{IN} = 0V$	VCC = +3.6 of 0V		-10	±1	+10	μΑ
		$V_{IN} = +3.6V$	$V_{CC} = 0V$		-20		+20	
			A, $V_{ID} = +200 \text{mV}$		2.7	3.0		V
V_{OH}	Output High Voltage	$I_{OH} =$ -0.4mA, Input terminated $I_{OH} =$ -0.4mA, Input shorted		D	2.7	3.0		
					2.7	3.0		
V _{OL}	Output Low Voltage	$I_{OL} = 2mA$, $V_{ID} = -200mV$		R _{OUT}		0.1	0.25	
Ios	Output Short Circuit Current	Enabled, Vout = $0V(10)$			-15	-48	-120	mA
Ioz	Output Three-State Current	Disabled, V _{OUT} = 0V or V _{CC}			-10	±1	+10	μΑ
V _{IH}	Input High Voltage				2.0		V _{CC}	
V _{IL}	Input Low Voltage			EN,	GND		0.8	V
I_{I}	Input Current	$V_{IN} = 0V \text{ or } V_{CC},$ Other Input = V_{CC} or GND		EN*	-10	±1	+10	μА
V_{CL}	Input Clamp Voltage	$I_{CL} = -18\text{mA}$			-1.5	-0.8		V
Iga	No Load Supply Current	EN, EN* = V_{CC} or GND, Inputs Open EN, EN* = 2.4V or 0.5V, Inputs Open				10	15	
I_{CC}	Receivers Enabled			V _{CC}		10	15	mA
I _{CCZ}	No Load Supply Current Receivers Disabled	EN = GND, EN* = V _{CC} , Inputs Open				7	10	

PI90LV032A/PI90LV028A/PI90LV018A 3V LVDS High-Speed Differential Line Receivers

Switching Characteristics

Over supply voltage and operating temperature ranges, unless otherwise specified. (Notes 3,4,7,8)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
tPHLD	Differential Propagation Delay High to Low ($V_{CM} = 1.2V$)		1.8		4.7	
tPLHD	Differential Propagation Delay Low to High (V _{CM} = 1.2V)		1.8		4.7	
t _{SKD1}	Differential Pulse Skew tphld - tplhd (6)		0	0.1	0.35	
t _{SKD2}	Differential Channel-to-Channel Skew-same device ⁽⁷⁾	$C_L = 10pF$	0	0.1	0.5	
t _{SKD3}	Differential Part-to-Part Skew ⁽⁸⁾	$V_{ID} = 200 \text{mV}$ (Figures 1 & 2)			1.0	
t _{SKD4}	Differential Part-to-Part Skew ⁽⁹⁾				1.5	
t _{TLH}	Rise Time			0.35	1.2	ns
t _{THL}	Fall Time			0.35	1.2	
t _{PHZ}	Disable Time High to Z	$R_L = 2K\Omega$		8	12	
t _{PLZ}	Disable Time Low to Z			6	12	
t _{PZH}	Enable Time Z to High	$C_L = 10 pF$ (Figures 3 & 4)		11	17	
t _{PZL}	Enable Time Z to Low			11	17	
t _{MAX}	Maximum Operating Frequency ⁽¹³⁾	All channels switching	200	250		MHz

Notes:

- 1. "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.
- 2. Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground unless otherwise specified.
- 3. All typicals are given for: $V_{CC} = +3.3V$, $T_A = +25$ °C.
- 4. Generator waveform for all tests unless otherwise specified: f = 1 MHz, $Z_0 = 50\Omega$, t_R and t_F (0% to 100%) ≤ 3 ns for R_{IN} .
- 5. The VCMR range is reduced for larger VID. Example : if VID = 400 mV, the VCMR is 0.2 V to 2.2 V. The fail-safe condition with inputs shorted is valid over a common-mode range of 0V to 2.3 V. A VID up tp V_{CC} 0V may be applied to the R_{IN+} / R_{IN-} inputs with the Common-Mode voltage set to $V_{CC}/2$. Propagation delay and Differential Pulse skew decrease when VID is increased from 200 mV to 400 mV. Skew specifications apply for $200 \text{mV} \le \text{VID} \le 800 \text{mV}$ over the common mode range.
- tskd1 is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.
- 7. t_{SKD2}, Channel-to-Channel Skew, is defined as the difference between the propagation delay of one channel and that of the others on the same chip with any event on the inputs.
- 8. t_{SKD3}, Part-to-Part Skew, is the differential Channel-to-Channel skew of any event between devices. This specification applies to devices at the same V_{CC}, and within 5°C of each other within the operating temperature range.
- t_{SKD4}, Part-to-Part Skew, is the differential Channel-to-Channel skew of any event between devices. This specification applies
 to devices over recommended operating temperature and voltage ranges, and across process distribution. tskd4 is defined as lMax Mini
 differential propagation delay.
- 10. Output short circuit current (I_{OS}) is specified as magnitude only, minus sign indicates direction only. Only one output should be shorted at a time, do not exceed maximum junction temperature specification.
- 11. C_L includes probe and jig capacitance.
- 12. V_{CC} is always higher than R_{IN+} and R_{IN-} voltage. R_{IN-} and R_{IN+} are allowed to have a voltage range -0.2V to V_{CC} VID/2. However, to be compliant with AC specifications, the common voltage range 0.1V to 2.3V.
- 13. fmax generator input conditions: $t_R = t_F < 1$ ns, (0% to 100%), 50% duty cycle, differential (1.05V to1.35V peak to peak). Output Criteria: duty cycle = 60%/40%, V_{OL} (max 0.4V), V_{OH} (min 2.7V), Load = 10pF (stray plus probes).

08-0295



Parameter Measurement Information




Figure 1. Receiver Propagation Delay and Transition Time Test Circuit




Figure 2. Receiver Propagation Delay and Transition Time Waveforms




Figure 3. Receiver Three-STATE Delay Test Circuit

08-0295 5 PS8423D 11/11/08






Figure 4. Receiver Three-STATE Delay Waveforms






Figure 5. Point-to-Point Application



Packaging Mechanical: 16-Pin SOIC (150 Mil) - W




Packaging Mechanical: 8-Pin SOIC (150 Mil) - W






Packaging Mechanical: 16-Pin TSSOP (4.4mm wide) - L



08-0295 8 PS8423D 11/11/08



Packaging Mechanical: 8-Pin Mini Small Outline (MSOP) - U



Ordering Information

Ordering Code	Package Code	Package Description
PI90LV032AWE	W	Pb-free & Green, 16-pin SOIC
PI90LV032ALE	L	Pb-free & Green, 16-pin TSSOP
PI90LV028AWE	W	Pb-free & Green, 8-pin SOIC
PI90LV028AUE	U	Pb-free & Green, 8-pin MSOP
PI90LV018AWE	W	Pb-free & Green, 8-pin SOIC
PI90LV018AUE	U	Pb-free & Green, 8-pin MSOP

Notes:

1. Thermal characteristics can be found on the company web site at www.pericom.com/packaging/

Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com