

# S-5712 Series

# LOW VOLTAGE OPERATION BOTH POLES / UNIPOLAR DETECTION TYPE HALL IC

www.sii-ic.com

© SII Semiconductor Corporation, 2010-2016

Rev.4.6 00

This IC, developed by CMOS technology, is a high-accuracy Hall IC that operates at a low voltage and low current consumption. The output voltage changes when this IC detects the intensity level of magnetic flux density. Using this IC with a magnet makes it possible to detect the open / close in various devices.

High-density mounting is possible by using the small SOT-23-3 or the super-small SNT-4A package.

Due to its low voltage operation and low current consumption, this IC is suitable for battery-operated portable devices. Also, due to its high-accuracy magnetic characteristics, this IC can make operation's dispersion in the system combined with magnet smaller.

SII Semiconductor Corporation offers a "magnetism simulation service" that provides the ideal combination of magnets and our Hall ICs for customer systems. Our magnetism simulation service will reduce prototype production, development period and development costs. In addition, it will contribute to optimization of parts to realize high cost performance.

For more information regarding our magnetism simulation service, contact our sales office.

#### **■** Features

• Pole detection\*1: Detection of both poles, S pole or N pole

Detection logic for magnetism\*1: Active "L", active "H"

• Output form\*1: Nch open-drain output, CMOS output

• Magnetic sensitivity\*1: Rope = 1.8 mT typ.

 $B_{OP} = 3.0 \text{ mT typ.}$  $B_{OP} = 4.5 \text{ mT typ.}$ 

• Operating cycle (current consumption)\*1: Product with both poles detection

$$\begin{split} t_{CYCLE} = 5.70 \text{ ms } (I_{DD} = 12.0 \text{ $\mu$A}) \text{ typ.} \\ t_{CYCLE} = 50.50 \text{ ms } (I_{DD} = 2.0 \text{ $\mu$A}) \text{ typ.} \\ t_{CYCLE} = 204.10 \text{ ms } (I_{DD} = 1.0 \text{ $\mu$A}) \text{ typ.} \\ \text{Product with S pole or N pole detection} \\ t_{CYCLE} = 6.05 \text{ ms } (I_{DD} = 6.0 \text{ $\mu$A}) \text{ typ.} \end{split}$$

 $t_{CYCLE} = 6.05 \text{ fits } (I_{DD} = 6.0 \,\mu\text{A}) \text{ typ.}$  $t_{CYCLE} = 50.85 \text{ ms } (I_{DD} = 1.4 \,\mu\text{A}) \text{ typ.}$ 

Power supply voltage range: V<sub>DD</sub> = 1.6 V to 3.5 V
 Operation temperature range: Ta = -40°C to +85°C

• Lead-free (Sn 100%), halogen-free

\*1. The option can be selected.

#### ■ Applications


- Mobile phone, smart phone
- Notebook PC, tablet PC
- · Digital video camera
- Plaything, portable game
- Home appliance

#### ■ Packages

- SOT-23-3
- SNT-4A

## **■** Block Diagrams


#### 1. Nch open-drain output product



\*1. Parasitic diode

Figure 1

#### 2. CMOS output product




\*1. Parasitic diode

Figure 2

#### ■ Product Name Structure

#### 1. Product name



<sup>\*1.</sup> Refer to the tape drawing.

#### 2. Packages

Table 1 Package Drawing Codes

Package Name Dimension		Tape	Reel	Land
SOT-23-3	MP003-C-P-SD	MP003-C-C-SD	MP003-Z-R-SD	_
SNT-4A	PF004-A-P-SD	PF004-A-C-SD	PF004-A-R-SD	PF004-A-L-SD

#### 3. Product name list

#### 3.1 SOT-23-3

#### 3. 1. 1 Nch open-drain output product

Table 2

Product Name	Operating Cycle (t <sub>CYCLE</sub> )	Output Form	Pole Detection	Detection Logic for Magnetism	Magnetic Sensitivity (B <sub>OP</sub> )
S-5712ANDL0-M3T1U	50.50 ms typ.	Nch open-drain output	Both poles	Active "L"	1.8 mT typ.
S-5712ANDL1-M3T1U	50.50 ms typ.	Nch open-drain output	Both poles	Active "L"	3.0 mT typ.
S-5712ANDL2-M3T1U	50.50 ms typ.	Nch open-drain output	Both poles	Active "L"	4.5 mT typ.
S-5712ANSL1-M3T1U	50.85 ms typ.	Nch open-drain output	S pole	Active "L"	3.0 mT typ.
S-5712ANSL2-M3T1U	50.85 ms typ.	Nch open-drain output	S pole	Active "L"	4.5 mT typ.
S-5712ANSH1-M3T1U	50.85 ms typ.	Nch open-drain output	S pole	Active "H"	3.0 mT typ.
S-5712BNDL2-M3T1U	204.10 ms typ.	Nch open-drain output	Both poles	Active "L"	4.5 mT typ.

Remark Please contact our sales office for products other than the above.

#### 3. 1. 2 CMOS output product

Table 3

Product Name	Operating Cycle (t <sub>CYCLE</sub> )	Output Form	Pole Detection	Detection Logic for Magnetism	Magnetic Sensitivity (B <sub>OP</sub> )
S-5712ACDL1-M3T1U	50.50 ms typ.	CMOS output	Both poles	Active "L"	3.0 mT typ.
S-5712ACDL2-M3T1U	50.50 ms typ.	CMOS output	Both poles	Active "L"	4.5 mT typ.
S-5712ACDH1-M3T1U	50.50 ms typ.	CMOS output	Both poles	Active "H"	3.0 mT typ.
S-5712ACDH2-M3T1U	50.50 ms typ.	CMOS output	Both poles	Active "H"	4.5 mT typ.
S-5712ACSL1-M3T1U	50.85 ms typ.	CMOS output	S pole	Active "L"	3.0 mT typ.
S-5712ACSL2-M3T1U	50.85 ms typ.	CMOS output	S pole	Active "L"	4.5 mT typ.
S-5712ACNL1-M3T1U	50.85 ms typ.	CMOS output	N pole	Active "L"	3.0 mT typ.
S-5712ACNL2-M3T1U	50.85 ms typ.	CMOS output	N pole	Active "L"	4.5 mT typ.
S-5712CCDL1-M3T1U	5.70 ms typ.	CMOS output	Both poles	Active "L"	3.0 mT typ.
S-5712CCSL1-M3T1U	6.05 ms typ.	CMOS output	S pole	Active "L"	3.0 mT typ.

Remark Please contact our sales office for products other than the above.

#### 3. 2 SNT-4A

#### 3. 2. 1 Nch open-drain output product

Table 4

Product Name	Operating Cycle (t <sub>CYCLE</sub> )	Output Form	Pole Detection	Detection Logic for Magnetism	Magnetic Sensitivity (B <sub>OP</sub> )
S-5712ANDL1-I4T1U	50.50 ms typ.	Nch open-drain output	Both poles	Active "L"	3.0 mT typ.
S-5712ANDL2-I4T1U	50.50 ms typ.	Nch open-drain output	Both poles	Active "L"	4.5 mT typ.
S-5712ANSL1-I4T1U	50.85 ms typ.	Nch open-drain output	S pole	Active "L"	3.0 mT typ.
S-5712ANSL2-I4T1U	50.85 ms typ.	Nch open-drain output	S pole	Active "L"	4.5 mT typ.

Remark Please contact our sales office for products other than the above.

#### 3. 2. 2 CMOS output product

Table 5

Product Name	Operating Cycle	Output Form	Pole Detection	Detection Logic	Magnetic Sensitivity
Product Name	(t <sub>CYCLE</sub> )	Output Form	Pole Detection	for Magnetism	(B <sub>OP</sub> )
S-5712ACDL0-I4T1U	50.50 ms typ.	CMOS output	Both poles	Active "L"	1.8 mT typ.
S-5712ACDL1-I4T1U	50.50 ms typ.	CMOS output	Both poles	Active "L"	3.0 mT typ.
S-5712ACDL2-I4T1U	50.50 ms typ.	CMOS output	Both poles	Active "L"	4.5 mT typ.
S-5712ACDH1-I4T1U	50.50 ms typ.	CMOS output	Both poles	Active "H"	3.0 mT typ.
S-5712ACDH2-I4T1U	50.50 ms typ.	CMOS output	Both poles	Active "H"	4.5 mT typ.
S-5712ACSL1-I4T1U	50.85 ms typ.	CMOS output	S pole	Active "L"	3.0 mT typ.
S-5712ACSL2-I4T1U	50.85 ms typ.	CMOS output	S pole	Active "L"	4.5 mT typ.
S-5712ACSH1-I4T1U	50.85 ms typ.	CMOS output	S pole	Active "H"	3.0 mT typ.
S-5712ACSH2-I4T1U	50.85 ms typ.	CMOS output	S pole	Active "H"	4.5 mT typ.
S-5712ACNL1-I4T1U	50.85 ms typ.	CMOS output	N pole	Active "L"	3.0 mT typ.
S-5712ACNL2-I4T1U	50.85 ms typ.	CMOS output	N pole	Active "L"	4.5 mT typ.
S-5712ACNH1-I4T1U	50.85 ms typ.	CMOS output	N pole	Active "H"	3.0 mT typ.
S-5712BCDL1-I4T1U	204.10 ms typ.	CMOS output	Both poles	Active "L"	3.0 mT typ.
S-5712BCDL2-I4T1U	204.10 ms typ.	CMOS output	Both poles	Active "L"	4.5 mT typ.
S-5712BCDH1-I4T1U	204.10 ms typ.	CMOS output	Both poles	Active "H"	3.0 mT typ.
S-5712BCDH2-I4T1U	204.10 ms typ.	CMOS output	Both poles	Active "H"	4.5 mT typ.
S-5712CCDL1-I4T1U	5.70 ms typ.	CMOS output	Both poles	Active "L"	3.0 mT typ.
S-5712CCDH1-I4T1U	5.70 ms typ.	CMOS output	Both poles	Active "H"	3.0 mT typ.
S-5712CCSL1-I4T1U	6.05 ms typ.	CMOS output	S pole	Active "L"	3.0 mT typ.
S-5712CCNL1-I4T1U	6.05 ms typ.	CMOS output	N pole	Active "L"	3.0 mT typ.

**Remark** Please contact our sales office for products other than the above.

## **■** Pin Configurations

#### 1. SOT-23-3

Top view



Figure 3

### Table 6

Pin No.	Symbol	Pin Description
1	VSS	GND pin
2	VDD	Power supply pin
3	OUT	Output pin

#### 2. SNT-4A

Top view



Figure 4

#### Table 7

Pin No.	Symbol	Pin Description
1	VDD	Power supply pin
2	VSS	GND pin
3	NC <sup>*1</sup>	No connection
4	OUT	Output pin

<sup>\*1.</sup> The NC pin is electrically open.

The NC pin can be connected to the VDD pin or the VSS pin.

#### ■ Absolute Maximum Ratings

Table 8

(Ta = +25°C unless otherwise specified)

Item		Symbol	Absolute Maximum Rating	Unit
Power supply voltage		$V_{DD}$	$V_{SS} - 0.3 \text{ to } V_{SS} + 7.0$	V
Output current		I <sub>OUT</sub>	±1.0	mA
Output voltage	Nch open-drain output product	V	$V_{SS} - 0.3 \text{ to } V_{SS} + 7.0$	V
Output voltage	CMOS output product	V <sub>OUT</sub>	$V_{SS} - 0.3$ to $V_{DD} + 0.3$	V
Operation ambient temperature		T <sub>opr</sub>	-40 to +85	°C
Storage temperatu	ıre	T <sub>stg</sub>	-40 to +125	°C

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.

#### **■** Thermal Resistance Value

Table 9

	Item	Symbol	Condition		Min.	Тур.	Max.	Unit
			COT 22 2	Board 1	-	200	-	°C/W
	lunction to ambient thermal resistance*1	$\theta_{ja}$	SOT-23-3	Board 2	ı	165	1	°C/W
	Junction-to-ambient thermal resistance <sup>-1</sup>		CNT 4A	Board 1	ı	300	ı	°C/W
			SNT-4A	Board 2	ı	242	1	°C/W

<sup>\*1.</sup> Test environment: compliance with JEDEC STANDARD JESD51-2A

Remark Refer to "■ Thermal Characteristics" for details of power dissipation and test board.

#### **■** Electrical Characteristics

#### 1. Product with both poles detection

#### 1. 1 S-5712AxDxx

#### Table 10

(Ta = +25°C,  $V_{DD}$  = 1.85 V,  $V_{SS}$  = 0 V unless otherwise specified)

(1a 125 5; V <sub>DD</sub>			1.00 4,	- 55	arricoo otr		,	
Item	Symbol	C	Condition		Тур.	Max.	Unit	Test Circuit
Power supply voltage	$V_{DD}$		_	1.60	1.85	3.50	V	_
Current consumption	I <sub>DD</sub>	Average value		-	2.0	4.0	μΑ	1
		Nch open-drain output product	Output transistor Nch, I <sub>OUT</sub> = 0.5 mA	1	_	0.4	>	2
Output voltage	V <sub>OUT</sub> CM	CMOS output product	Output transistor Nch, I <sub>OUT</sub> = 0.5 mA	1	_	0.4	>	2
			Output transistor Pch, $I_{OUT} = -0.5 \text{ mA}$	V <sub>DD</sub> – 0.4	_	_	>	3
Leakage current	I <sub>LEAK</sub>	Nch open-drain o Output transistor	utput product Nch, V <sub>OUT</sub> = 3.5 V	ı	_	1	μΑ	4
Awake mode time	t <sub>AW</sub>		_		0.10	_	ms	_
Sleep mode time	t <sub>SL</sub>	_	_		50.40	_	ms	_
Operating cycle	t <sub>CYCLE</sub>	$t_{AW} + t_{SL}$	`	_	50.50	100.00	ms	_

#### 1. 2 S-5712BxDxx

#### Table 11

(Ta = +25°C, V<sub>DD</sub> = 1.85 V, V<sub>SS</sub> = 0 V unless otherwise specified)

Item	Symbol	(	Condition		Тур.	Max.	Unit	Test Circuit
Power supply voltage	$V_{DD}$		_	1.60	1.85	3.50	V	_
Current consumption	I <sub>DD</sub>	Average value		_	1.0	2.0	μΑ	1
		Nch open-drain output product	Output transistor Nch, I <sub>OUT</sub> = 0.5 mA	-	_	0.4	<b>V</b>	2
Output voltage		CMOS output product	Output transistor Nch, I <sub>OUT</sub> = 0.5 mA	_	_	0.4	>	2
			Output transistor Pch, $I_{OUT} = -0.5 \text{ mA}$	V <sub>DD</sub> – 0.4	_	_	>	3
Leakage current	I <sub>LEAK</sub>	Nch open-drain o Output transistor	output product Nch, V <sub>OUT</sub> = 3.5 V	_	_	1	μΑ	4
Awake mode time	t <sub>AW</sub>				0.10	_	ms	_
Sleep mode time	t <sub>SL</sub>		_		204.00	_	ms	_
Operating cycle	t <sub>CYCLE</sub>	$t_{AW} + t_{SL}$	·	_	204.10	400.00	ms	_

#### 1. 3 S-5712CxDxx

Table 12

(Ta = +25°C,  $V_{DD}$  = 1.85 V,  $V_{SS}$  = 0 V unless otherwise specified)

			( 7 DE					
Item	Symbol	(	Condition		Тур.	Max.	Unit	Test Circuit
Power supply voltage	$V_{DD}$		_	1.60	1.85	3.50	V	_
Current consumption	$I_{DD}$	Average value		_	12.0	22.0	μΑ	1
		Nch open-drain output product	Output transistor Nch, I <sub>OUT</sub> = 0.5 mA	_	_	0.4	٧	2
Output voltage	V <sub>OUT</sub> CMOS ou	CMOS output	Output transistor Nch, I <sub>OUT</sub> = 0.5 mA	_	_	0.4	V	2
		product	Output transistor Pch, $I_{OUT} = -0.5 \text{ mA}$	V <sub>DD</sub> – 0.4	_	_	V	3
Leakage current	I <sub>LEAK</sub>	Nch open-drain o Output transistor	output product Nch, V <sub>OUT</sub> = 3.5 V	_	_	1	μΑ	4
Awake mode time	t <sub>AW</sub>		_		0.10	-	ms	_
Sleep mode time	t <sub>SL</sub>		_		5.60	_	ms	_
Operating cycle	t <sub>CYCLE</sub>	$t_{AW} + t_{SL}$		_	5.70	12.00	ms	_

#### 2. Product with S pole and N pole detection

#### 2. 1 S-5712AxSxx, S-5712AxNxx

Table 13

(Ta = +25°C, V<sub>DD</sub> = 1.85 V, V<sub>SS</sub> = 0 V unless otherwise specified)

Item	Symbol	C	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Power supply voltage	$V_{DD}$		1.60	1.85	3.50	V	_	
Current consumption	I <sub>DD</sub>	Average value		_	1.4	3.0	μΑ	1
		Nch open-drain output product	Output transistor Nch, I <sub>OUT</sub> = 0.5 mA	-	_	0.4	٧	2
Output voltage V <sub>OU</sub>	V <sub>OUT</sub>	V <sub>OUT</sub> CMOS output	Output transistor Nch, I <sub>OUT</sub> = 0.5 mA	_	_	0.4	٧	2
		product	Output transistor Pch, $I_{OUT} = -0.5 \text{ mA}$	V <sub>DD</sub> – 0.4	_	1	٧	3
Leakage current	I <sub>LEAK</sub>	Nch open-drain o Output transistor	utput product Nch, V <sub>OUT</sub> = 3.5 V	_	_	1	μΑ	4
Awake mode time	t <sub>AW</sub>		_			1	ms	_
Sleep mode time	t <sub>SL</sub>		_	50.80		ms	_	
Operating cycle	t <sub>CYCLE</sub>	$t_{AW} + t_{SL}$	`	_	50.85	100.00	ms	_

#### 2. 2 S-5712CxSxx, S-5712CxNxx

Table 14

(Ta = +25°C, V<sub>DD</sub> = 1.85 V, V<sub>SS</sub> = 0 V unless otherwise specified)

			(101 100)	,,	00 -			/
Item	Symbol	C	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Power supply voltage	$V_{DD}$		-			3.50	V	_
Current consumption	$I_{DD}$	Average value	Average value			11.0	μΑ	1
		Nch open-drain output product	Output transistor Nch, I <sub>OUT</sub> = 0.5 mA	1	1	0.4	٧	2
Output voltage	$V_{\text{OUT}}$	CMOS output	Output transistor Nch, I <sub>OUT</sub> = 0.5 mA	1	1	0.4	٧	2
		product	Output transistor Pch, $I_{OUT} = -0.5 \text{ mA}$	V <sub>DD</sub> – 0.4	_	_	٧	3
Leakage current	I <sub>LEAK</sub>	•	ch open-drain output product output transistor Nch, V <sub>OUT</sub> = 3.5 V		1	1	μΑ	4
Awake mode time	t <sub>AW</sub>					_	ms	_
Sleep mode time	t <sub>SL</sub>		1	6.00	_	ms	_	
Operating cycle	toycle	$t_{AW} + t_{SI}$		_	6.05	12.00	ms	_

#### ■ Magnetic Characteristics

#### 1. Product with both poles detection

#### 1. 1 Product with $B_{OP} = 1.8 \text{ mT typ.}$

Table 15

(Ta = +25°C, V<sub>DD</sub> = 1.85 V, V<sub>SS</sub> = 0 V unless otherwise specified)

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Operation point*1	S pole	B <sub>OPS</sub>	_	0.6	1.8	3.0	mT	5
Operation point	N pole	B <sub>OPN</sub>	_	-3.0	-1.8	-0.6	mT	5
Release point*2	S pole	B <sub>RPS</sub>	_	0.1	1.1	2.4	mT	5
Release point	N pole	B <sub>RPN</sub>	_	-2.4	-1.1	-0.1	mT	5
Hysteresis width*3	S pole	B <sub>HYSS</sub>	$B_{HYSS} = B_{OPS} - B_{RPS}$	ı	0.7	ı	mT	5
Hysteresis width	N pole	B <sub>HYSN</sub>	$B_{HYSN} =  B_{OPN} - B_{RPN} $	1	0.7	ı	mT	5

#### 1.2 Product with $B_{OP} = 3.0 \text{ mT typ.}$

#### Table 16

(Ta = +25°C,  $V_{DD}$  = 1.85 V,  $V_{SS}$  = 0 V unless otherwise specified)

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Operation point*1	S pole	B <sub>OPS</sub>	_	1.4	3.0	4.0	mT	5
Operation point	N pole	B <sub>OPN</sub>	_	-4.0	-3.0	-1.4	mT	5
Release point*2	S pole	B <sub>RPS</sub>	_	1.1	2.2	3.7	mT	5
Release point	N pole	B <sub>RPN</sub>	_	-3.7	-2.2	-1.1	mT	5
Hysteresis width*3	S pole	B <sub>HYSS</sub>	$B_{HYSS} = B_{OPS} - B_{RPS}$	_	0.8	_	mT	5
mysteresis width	N pole	B <sub>HYSN</sub>	$B_{HYSN} =  B_{OPN} - B_{RPN} $	_	0.8	-	mT	5

#### 1. 3 Product with $B_{OP} = 4.5 \text{ mT typ.}$

#### Table 17

(Ta = +25°C, V<sub>DD</sub> = 1.85 V, V<sub>SS</sub> = 0 V unless otherwise specified)

			\1.a 120	<b>○</b> , <b>▼</b> □□	1.00 1, 133	0 1 01110	00 04101	moo opoomoa,
Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Operation point*1	S pole	B <sub>OPS</sub>	-	2.5	4.5	6.0	mT	5
Operation point	N pole	B <sub>OPN</sub>	_	-6.0	-4.5	-2.5	mT	5
Release point*2	S pole	B <sub>RPS</sub>	_	2.0	3.5	5.5	mT	5
Release point	N pole	B <sub>RPN</sub>	_	-5.5	-3.5	-2.0	mT	5
Hysteresis width*3	S pole	B <sub>HYSS</sub>	$B_{HYSS} = B_{OPS} - B_{RPS}$	ı	1.0	_	mT	5
nysteresis width	N pole	B <sub>HYSN</sub>	$B_{HYSN} =  B_{OPN} - B_{RPN} $	_	1.0	_	mT	5

#### 2. Product with S pole detection

#### 2. 1 Product with $B_{OP} = 1.8 \text{ mT typ.}$

#### Table 18

(Ta = +25°C,  $V_{DD}$  = 1.85 V,  $V_{SS}$  = 0 V unless otherwise specified)

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Operation point*1	S pole	B <sub>OPS</sub>	_	0.6	1.8	3.0	mT	5
Release point*2	S pole	B <sub>RPS</sub>	_	0.1	1.1	2.4	mT	5
Hysteresis width*3	S pole	B <sub>HYSS</sub>	$B_{HYSS} = B_{OPS} - B_{RPS}$	1	0.7	_	mT	5

#### 2. 2 Product with $B_{OP} = 3.0 \text{ mT typ.}$

#### Table 19

(Ta = +25°C, V<sub>DD</sub> = 1.85 V, V<sub>SS</sub> = 0 V unless otherwise specified)

					, 00			
Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Operation point*1	S pole	B <sub>OPS</sub>	-	1.4	3.0	4.0	mT	5
Release point*2	S pole	B <sub>RPS</sub>	_	1.1	2.2	3.7	mT	5
Hysteresis width*3	S pole	B <sub>HYSS</sub>	$B_{HYSS} = B_{OPS} - B_{RPS}$	_	0.8	_	mT	5

#### 2. 3 Product with $B_{OP} = 4.5 \text{ mT typ.}$

#### Table 20

(Ta = +25°C,  $V_{DD}$  = 1.85 V,  $V_{SS}$  = 0 V unless otherwise specified)

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Operation point*1	S pole	B <sub>OPS</sub>	_	2.5	4.5	6.0	mT	5
Release point*2	S pole	B <sub>RPS</sub>	_	2.0	3.5	5.5	mT	5
Hysteresis width*3	S pole	B <sub>HYSS</sub>	$B_{HYSS} = B_{OPS} - B_{RPS}$	_	1.0	_	mT	5

## Rev.4.6\_00

#### 3. Product with N pole detection

#### 3. 1 Product with $B_{OP} = 1.8 \text{ mT typ.}$

#### Table 21

(Ta =  $+25^{\circ}$ C,  $V_{DD}$  = 1.85 V,  $V_{SS}$  = 0 V unless otherwise specified)

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Operation point*1	N pole	B <sub>OPN</sub>	_	-3.0	-1.8	-0.6	mT	5
Release point*2	N pole	B <sub>RPN</sub>	_	-2.4	-1.1	-0.1	mT	5
Hysteresis width*3	N pole	B <sub>HYSN</sub>	$B_{HYSN} =  B_{OPN} - B_{RPN} $	-	0.7	-	mT	5

#### 3. 2 Product with $B_{OP} = 3.0 \text{ mT typ.}$

#### Table 22

(Ta = +25°C, V<sub>DD</sub> = 1.85 V, V<sub>SS</sub> = 0 V unless otherwise specified)

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Operation point*1	N pole	B <sub>OPN</sub>	_	-4.0	-3.0	-1.4	mT	5
Release point*2	N pole	B <sub>RPN</sub>	_	-3.7	-2.2	-1.1	mT	5
Hysteresis width*3	N pole	B <sub>HYSN</sub>	$B_{HYSN} =  B_{OPN} - B_{RPN} $	1	0.8	1	mT	5

#### 3. 3 Product with $B_{OP} = 4.5 \text{ mT typ.}$

#### Table 23

(Ta =  $+25^{\circ}$ C,  $V_{DD}$  = 1.85 V,  $V_{SS}$  = 0 V unless otherwise specified)

				- 7 00	, 00			
Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Operation point*1	N pole	B <sub>OPN</sub>	_	-6.0	-4.5	-2.5	mT	5
Release point*2	N pole	B <sub>RPN</sub>	_	-5.5	-3.5	-2.0	mT	5
Hysteresis width*3	N pole	B <sub>HYSN</sub>	$B_{HYSN} =  B_{OPN} - B_{RPN} $	I	1.0	_	mT	5

#### \*1. B<sub>OPN</sub>, B<sub>OPS</sub>: Operation points

B<sub>OPN</sub> and B<sub>OPS</sub> are the values of magnetic flux density when the output voltage (V<sub>OUT</sub>) changes after the magnetic flux density applied to this IC by the magnet (N pole or S pole) is increased (by moving the magnet closer).

Even when the magnetic flux density exceeds B<sub>OPN</sub> or B<sub>OPS</sub>, V<sub>OUT</sub> retains the status.

#### **\*2.** B<sub>RPN</sub>, B<sub>RPS</sub>: Release points

B<sub>RPN</sub> and B<sub>RPS</sub> are the values of magnetic flux density when the output voltage (V<sub>OUT</sub>) changes after the magnetic flux density applied to this IC by the magnet (N pole or S pole) is decreased (the magnet is moved further away).


Even when the magnetic flux density falls below B<sub>RPN</sub> or B<sub>RPS</sub>, V<sub>OUT</sub> retains the status.

#### \*3. B<sub>HYSN</sub>, B<sub>HYSS</sub>: Hysteresis widths

B<sub>HYSN</sub> and B<sub>HYSS</sub> are the difference between B<sub>OPN</sub> and B<sub>RPN</sub>, and B<sub>OPS</sub> and B<sub>RPS</sub>, respectively.

Remark The unit of magnetic density mT can be converted by using the formula 1 mT = 10 Gauss.

#### **■** Test Circuits



\*1. Resistor (R) is unnecessary for the CMOS output product.

Figure 5 Test Circuit 1




Figure 6 Test Circuit 2




Figure 7 Test Circuit 3






Figure 8 Test Circuit 4



\*1. Resistor (R) is unnecessary for the CMOS output product.

Figure 9 Test Circuit 5

#### ■ Standard Circuit



\*1. Resistor (R) is unnecessary for the CMOS output product.

Figure 10

Caution The above connection diagram and constant will not guarantee successful operation. Perform thorough evaluation using the actual application to set the constant.

#### ■ Operation

#### 1. Direction of applied magnetic flux


This IC detects the flux density which is vertical to the marking surface.

In the product with both poles detection, the output voltage  $(V_{OUT})$  is inverted when the S pole or N pole is moved closer to the marking surface.

In the product with S pole detection,  $V_{\text{OUT}}$  is inverted when the S pole is moved closer to the marking surface.

In the product with N pole detection, V<sub>OUT</sub> is inverted when the N pole is moved closer to the marking surface.

Figure 11 and Figure 12 show the direction in which magnetic flux is being applied.



#### 2. Position of Hall sensor

Figure 11

Figure 13 and Figure 14 show the position of Hall sensor.

The center of this Hall sensor is located in the area indicated by a circle, which is in the center of a package as described below.

Figure 12

The following also shows the distance (typ. value) between the marking surface and the chip surface of a package.

# 2. 1 SOT-23-3 Top view The center of Hall sensor; in this $\phi$ 0.3 mm Top view The center of Hall sensor; in this $\phi$ 0.3 mm 1 0.16 mm typ. Figure 13 Figure 14

#### 3. Basic operation

This IC changes the output voltage level ( $V_{OUT}$ ) according to the level of the magnetic flux density (N pole or S pole) applied by a magnet.

The following explains the operation when the magnetism detection logic is active "L".

#### 3. 1 Product with both poles detection

When the magnetic flux density vertical to the marking surface exceeds the operation point ( $B_{OPN}$  or  $B_{OPS}$ ) after the S pole or N pole of a magnet is moved closer to the marking surface of this IC,  $V_{OUT}$  changes from "H" to "L". When the S pole or N pole of a magnet is moved further away from the marking surface of this IC and the magnetic flux density is lower than the release point ( $B_{RPN}$  or  $B_{RPS}$ ),  $V_{OUT}$  changes from "L" to "H".

Figure 15 shows the relationship between the magnetic flux density and V<sub>OUT</sub>.




Figure 15

#### 3. 2 Product with S pole detection

When the magnetic flux density vertical to the marking surface exceeds  $B_{OPS}$  after the S pole of a magnet is moved closer to the marking surface of this IC,  $V_{OUT}$  changes from "H" to "L". When the S pole of a magnet is moved further away from the marking surface of this IC and the magnetic flux density is lower than  $B_{RPS}$ ,  $V_{OUT}$  changes from "L" to "H".

Figure 16 shows the relationship between the magnetic flux density and V<sub>OUT</sub>.




Figure 16

#### 3. 3 Product with N pole detection

When the magnetic flux density vertical to the marking surface exceeds  $B_{OPN}$  after the N pole of a magnet is moved closer to the marking surface of this IC,  $V_{OUT}$  changes from "H" to "L". When the N pole of a magnet is moved further away from the marking surface of this IC and the magnetic flux density is lower than  $B_{RPN}$ ,  $V_{OUT}$  changes from "L" to "H".

Figure 17 shows the relationship between the magnetic flux density and  $V_{\text{OUT}}$ .




Figure 17

## **■** Precautions

- If the impedance of the power supply is high, the IC may malfunction due to a supply voltage drop caused by feed-through current. Take care with the pattern wiring to ensure that the impedance of the power supply is low.
- Note that the IC may malfunction if the power supply voltage rapidly changes.
- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- Large stress on this IC may affect on the magnetic characteristics. Avoid large stress which is caused by bend and distortion during mounting the IC on a board or handle after mounting.
- SII Semiconductor Corporation claims no responsibility for any disputes arising out of or in connection with any infringement by products including this IC of patents owned by a third party.

#### **■** Thermal Characteristics

#### 1. SOT-23-3




Figure 18 Power Dissipation of Package (When Mounted on Board)

#### 1. 1 Board 1\*1




Figure 19

#### Item Specification Thermal resistance value 200°C/W $(\theta_{ja})$ Size 114.3 mm $\times$ 76.2 mm $\times$ t1.6 mm FR-4 Material Number of copper foil layer 2 Land pattern and wiring for testing: t0.070 mm 2 Copper foil layer 3 4 74.2 mm $\times$ 74.2 mm $\times$ t0.070 mm Thermal via

Table 24

#### 1. 2 Board 2\*1




Figure 20

т	·	h	ما	25
	а	N	ıe	20

Item		Specification	
Thermal resistance value $(\theta_{ja})$		165°C/W	
Size		114.3 mm × 76.2 mm × t1.6 mm	
Material		FR-4	
Number of copper foil layer		4	
	1	Land pattern and wiring for testing: t0.070 mm	
Common fail layer	2	74.2 mm × 74.2 mm × t0.035 mm	
Copper foil layer	3	74.2 mm $\times$ 74.2 mm $\times$ t0.035 mm	
	4	74.2 mm × 74.2 mm × t0.070 mm	
Thermal via		-	

<sup>\*1.</sup> The board is same in SOT-23-3, SOT-23-5 and SOT-23-6.

#### 2. SNT-4A




Figure 21 Power Dissipation of Package (When Mounted on Board)

#### 2. 1 Board 1




Figure 22

#### Item Specification Thermal resistance value 300°C/W $(\theta_{ja})$ Size 114.3 mm $\times$ 76.2 mm $\times$ t1.6 mm Material FR-4 Number of copper foil layer 2 1 Land pattern and wiring for testing: t0.070 mm 2 Copper foil layer 3 4 74.2 mm $\times$ 74.2 mm $\times$ t0.070 mm Thermal via

Table 26

#### 2. 2 Board 2







Figure 23

Table 27

Item		Specification	
Thermal resistance value		242°C/W	
$(\theta_{ja})$			
Size		114.3 mm × 76.2 mm × t1.6 mm	
Material		FR-4	
Number of copper foil layer		4	
Copper foil layer	1	Land pattern and wiring for testing: t0.070 mm	
	2	74.2 mm $\times$ 74.2 mm $\times$ t0.035 mm	
	3	74.2 mm $\times$ 74.2 mm $\times$ t0.035 mm	
	4	74.2 mm $\times$ 74.2 mm $\times$ t0.070 mm	
Thermal via		_	









No. MP003-C-P-SD-1.1


TITLE	SOT233-C-PKG Dimensions	
No.	MP003-C-P-SD-1.1	
ANGLE	<b>\$</b>	
UNIT	mm	
SII Semiconductor Corporation		






## No. MP003-C-C-SD-2.0


TITLE	SOT233-C-Carrier Tape		
No.	MP003-C-C-SD-2.0		
ANGLE			
UNIT	mm		
SII Se	SII Semiconductor Corporation		



# No. MP003-Z-R-SD-1.0


TITLE	SO	Г233-С-	Reel
No.	MP003-Z-R-SD-1.0		
ANGLE		QTY.	3,000
UNIT	mm		
SII Semiconductor Corporation			






# No. PF004-A-P-SD-6.0


TITLE	SNT-4A-A-PKG Dimensions	
No.	PF004-A-P-SD-6.0	
ANGLE	<b>\$</b> = 1	
UNIT	mm	
SII Se	SII Semiconductor Corporation	






## No. PF004-A-C-SD-1.0

TITLE	SNT-4A-A-Carrier Tape
No.	PF004-A-C-SD-1.0
ANGLE	
UNIT	mm
SII Se	emiconductor Corporation



TITLE	SNT-4	4A-A-Re	el
No.	PF004-	A-R-SD-	1.0
ANGLE		QTY.	5,000
UNIT	mm		
SII Semiconductor Corporation			



- %1. ランドパターンの幅に注意してください (0.25 mm min. / 0.30 mm typ.)。 %2. パッケージ中央にランドパターンを広げないでください (1.10 mm ~ 1.20 mm)。
- 注意 1. パッケージのモールド樹脂下にシルク印刷やハンダ印刷などしないでください。
  - 2. パッケージ下の配線上のソルダーレジストなどの厚みをランドパターン表面から0.03 mm 以下にしてください。
  - 3. マスク開口サイズと開口位置はランドパターンと合わせてください。
  - 4. 詳細は "SNTパッケージ活用の手引き"を参照してください。
- ※1. Pay attention to the land pattern width (0.25 mm min. / 0.30 mm typ.).
- ※2. Do not widen the land pattern to the center of the package (1.10 mm to 1.20 mm).
- Caution 1. Do not do silkscreen printing and solder printing under the mold resin of the package.
  - 2. The thickness of the solder resist on the wire pattern under the package should be 0.03 mm or less from the land pattern surface.
  - 3. Match the mask aperture size and aperture position with the land pattern.
  - 4. Refer to "SNT Package User's Guide" for details.
- ※1. 请注意焊盘模式的宽度 (0.25 mm min. / 0.30 mm typ.)。
- ※2. 请勿向封装中间扩展焊盘模式 (1.10 mm ~ 1.20 mm)。
- 注意 1. 请勿在树脂型封装的下面印刷丝网、焊锡。
  - 2. 在封装下、布线上的阻焊膜厚度 (从焊盘模式表面起) 请控制在 0.03 mm 以下。
  - 3. 钢网的开口尺寸和开口位置请与焊盘模式对齐。
  - 4. 详细内容请参阅 "SNT 封装的应用指南"。

No. PF004-A-L-SD-4.1

TITLE	SNT-4A-A -Land Recommendation		
No.	PF004-A-L-SD-4.1		
ANGLE			
UNIT	mm		
SII Se	SII Semiconductor Corporation		

#### **Disclaimers (Handling Precautions)**

- 1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
- 2. The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design.
  - SII Semiconductor Corporation is not responsible for damages caused by the reasons other than the products or infringement of third-party intellectual property rights and any other rights due to the use of the information described herein.
- 3. SII Semiconductor Corporation is not responsible for damages caused by the incorrect information described herein.
- 4. Take care to use the products described herein within their specified ranges. Pay special attention to the absolute maximum ratings, operation voltage range and electrical characteristics, etc.
  - SII Semiconductor Corporation is not responsible for damages caused by failures and/or accidents, etc. that occur due to the use of products outside their specified ranges.
- 5. When using the products described herein, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
- 6. When exporting the products described herein, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
- 7. The products described herein must not be used or provided (exported) for the purposes of the development of weapons of mass destruction or military use. SII Semiconductor Corporation is not responsible for any provision (export) to those whose purpose is to develop, manufacture, use or store nuclear, biological or chemical weapons, missiles, or other military use.
- 8. The products described herein are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses. Do not use those products without the prior written permission of SII Semiconductor Corporation. Especially, the products described herein cannot be used for life support devices, devices implanted in the human body and devices that directly affect human life, etc.
  - Prior consultation with our sales office is required when considering the above uses.
  - SII Semiconductor Corporation is not responsible for damages caused by unauthorized or unspecified use of our products.
- 9. Semiconductor products may fail or malfunction with some probability.
  - The user of these products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction.
  - The entire system must be sufficiently evaluated and applied on customer's own responsibility.
- 10. The products described herein are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
- 11. The products described herein do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Take care when handling these with the bare hands to prevent injuries, etc.
- 12. When disposing of the products described herein, comply with the laws and ordinances of the country or region where they are used.
- 13. The information described herein contains copyright information and know-how of SII Semiconductor Corporation. The information described herein does not convey any license under any intellectual property rights or any other rights belonging to SII Semiconductor Corporation or a third party. Reproduction or copying of the information described herein for the purpose of disclosing it to a third-party without the express permission of SII Semiconductor Corporation is strictly prohibited.
- 14. For more details on the information described herein, contact our sales office.

1.0-2016.01



# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

## Seiko Instruments:

<u>S-5712CCDH1-I4T1U</u> <u>S-5712CCDL1-I4T1U</u> <u>S-5712ACSH2-I4T1U</u> <u>S-5712ACSH1-I4T1U</u> <u>S-5712ANSL2-M3T1U</u> <u>S-5712ACDH2-I4T1U</u> <u>S-5712ACDL2-I4T1U</u> <u>S-5712ACDL1-I4T1U</u> <u>S-5712ANDL1-I4T1U</u> <u>S-5712ANDL1-I4T1U</u> <u>S-5712ANDL1-I4T1U</u> <u>S-5712ANDL1-I4T1U</u> <u>S-5712ANDL1-I4T1U</u> <u>S-5712ANDL1-I4T1U</u> <u>S-5712ANDL1-I4T1U</u> <u>S-5712ANDL1-I4T1U</u> <u>S-5712ANDL1-I4T1U</u> <u>S-5712ACDH1-I4T1U</u> <u>S-5712ACDH1-I4T1U</u> <u>S-5712ACDH1-I4T1U</u> <u>S-5712ACDH1-I4T1U</u> <u>S-5712ACDH1-I4T1U</u> <u>S-5712ACDH1-I4T1U</u> <u>S-5712ACDL1-I4T1U</u> <u>S-5712ACDL1-I4TIU</u> <u>S-5712ACDL1-I4TIU</u> <u>S-571</u>