

Power Management IC for Automotive ADAS Platform


Quad Buck 2.1 MHz DC/DC Converter and Dual LDO with Watchdog Timer

S6BP401A is a power management IC, consists of quad buck 2.1 MHz DC/DC converter with built-in switching FETs, dual Low Drop-out regulator (LDOs) and a digital windowed watchdog timer. Having the switching FETs built-in, S6BP401A realizes high power conversion efficiency and high switching frequency up to 2.4 MHz. The internal FETs are capable to handle up to 3A load. As S6BP401A employs the current mode architecture, it has fast load transient response. Built-in output voltage setting resistors and compensation circuits reduce BOM cost and component area.

Features

- Quad Buck DC/DC Converter (DD1 to DD4)
 - VIN Input Range: 4.5V to 5.5V
 - Switching Frequency
 - External clock mode: 1.8 MHz to 2.4 MHz
 - Internal clock mode: 2.0 MHz to 2.2 MHz
 - Built-in Switching FETs up to 3A
 - Built-in Output Voltage Setting Resistors
 - Built-in Compensation Circuits
- Dual LDO (LD1, LD2)
 - VIN Input Voltage Range: 2.97V to 5.5V
 - Built-in Output Voltage Setting resistors
- Power Good Monitor Output for each DC/DC Converters, LDOs
- Built-in Windowed Watchdog Timer (WDT)
- Under Voltage Lockout (UVLO)
- Thermal Shutdown (TSD)
- Over Current Protection (OCP)
- Over Voltage Protection (OVP)
- Independent Enabling for each DC/DC Converters and LDOs
- Load-independent Soft-Start
- Built-in Discharge Resistors
- Small 6 mm × 6 mm QFN-40 Package
- AEC-Q100 compliant (Grade-1)

Block Diagram



Applications


- Automotive Applications
- Advanced Driver Assistance Systems (ADAS)
- Camera Systems such as Security Camera
- Industrial Applications

Contents

Features.....	1
Applications.....	1
Block Diagram.....	1
1. Typical Application	3
2. Pin Configuration	4
3. Pin Functions	5
4. Preset Output Voltage.....	6
5. Architecture Block Diagram	8
6. Absolute Maximum Ratings	10
7. Recommended Operating Conditions	11
8. Electrical Characteristics	12
9. Operating Mode List.....	17
10. Function.....	18
10.1 Turning ON and OFF Sequence.....	18
10.2 Over Current Protection.....	20
10.3 Over Voltage Protection	20
10.4 Thermal Shutdown (TSD).....	21
10.5 Under Voltage Lockout (UVLO).....	21
10.6 Soft-Start Operation.....	21
10.7 Discharge Operation.....	22
10.8 Power Good Monitor and Reset Function.....	23
10.9 Watchdog Timer	25
10.10 Internal Linear Regulator Output (VREG).....	28
11. Application Circuit Example.....	29
12. Development Support.....	30
13. Reference Data	31
14. Ordering Information	34
15. Package Dimensions	35
16. Major Changes	36
Document History.....	36
Sales, Solutions, and Legal Information.....	38


1. Typical Application

Figure 1-1 Typical Application



2. Pin Configuration

Figure 2-1 Pin Configuration



3. Pin Functions

Table 3-1 Pin Functions

Functional Block	Pin Number	Pin Name	I/O	Description	Pin Setting When Not Being Used
DD1	19	EN1	I	Enable input terminal of DD1.	Ground
	30	FB1	I	Output voltage feedback terminal of DD1.	Ground
	33	PG1	O	Power good output terminal of DD1.	Ground
	29	PVCC1	-	Power supply terminal of DD1.	VCC
	28	LX1	O	Inductor connect terminal of DD1.	Leave pin open
	27	PGND1	-	Power ground terminal of DD1.	Ground
DD2	18	EN2	I	Enable input terminal of DD2.	Ground
	20	FB2	I	Output voltage feedback terminal of DD2.	Ground
	31	PG2	O	Power good output terminal of DD2.	Ground
	21, 22	PVCC2	-	Power supply terminal of DD2.	VCC
	23, 24	LX2	O	Inductor connect terminal of DD2.	Leave pin open
	25, 26	PGND2	-	Power ground terminal of DD2.	Ground
DD3	17	EN3	I	Enable input terminal of DD3.	Ground
	9	FB3	I	Output voltage feedback terminal of DD3.	Ground
	10	PG3	O	Power good output terminal of DD3.	Ground
	8	PVCC3	-	Power supply terminal of DD3.	VCC
	7	LX3	O	Inductor connect terminal of DD3.	Leave pin open
	6	PGND3	-	Power ground terminal of DD3.	Ground
DD4	16	EN4	I	Enable input terminal of DD4.	Ground
	2	FB4	I	Output voltage feedback terminal of DD4.	Ground
	1	PG4	O	Power good output terminal of DD4.	Ground
	3	PVCC4	-	Power supply terminal of DD4.	VCC
	4	LX4	O	Inductor connect terminal of DD4.	Leave pin open
	5	PGND4	-	Power ground terminal of DD4.	Ground
LD1	15	ENL1	I	Enable input terminal of LD1.	Ground
	36	PVCCCL1	-	Power supply terminal of LD1.	VCC
	35	LDO1	O	Output terminal of LD1.	Leave pin open
LD2	14	ENL2	I	Enable input of LD2.	Ground
	40	PGL2	O	Power good output terminal of LD2.	Ground
	37	PVCCCL2	-	Power supply terminal of LD2.	VCC
	38	LDO2	O	Output terminal of LD2.	Leave pin open
WDT	12	WDI	I	Trigger input terminal of WDT.	Ground
	13	RST	O	Reset input terminal of WDT.	Ground
SYNC	11	SYNC	I	External clock input terminal.	Ground
-	34	VCC	-	Power supply terminal for analog controller.	-
-	32	VREG	O	Internal 1.8V supply voltage capacitor terminal. Do NOT supply or load this terminal externally.	-
-	39	GND	-	Ground terminal for analog controller.	-
-	EP	EP	-	Exposed pad. Connect to ground plane.	-
-	CP1, CP2, CP3, CP4	CP	-	Corner pad for reinforcing attachment to a board. Connect to ground plane.	-

4. Preset Output Voltage

Table 4-1 Preset Output Voltage (Buck DC/DC Converter)

Channel	Preset Output Voltage [V]	Soft-start Time [ms]	Maximum Output Current [mA]	Under Voltage Threshold [%]	Over Voltage Threshold [%]
DD1	1.200	1.200	2000	94.0	106.0
	1.225	1.225			
	1.250	1.250			
	1.275	1.275			
	1.300	1.300			
	1.325	1.325			
	1.500	1.500			
	1.525	1.525			
	1.550	1.550			
	1.575	1.575			
DD2	1.000	1.000	3000	94.0	106.0
	1.025	1.025			
	1.050	1.050			
	1.075	1.075			
	1.100	1.100			
	1.125	1.125			
	1.150	1.150			
	1.175	1.175			
	1.200	1.200			
	1.225	1.225			
	1.250	1.250			
	1.275	1.275			
DD3	1.200	1.200	2000	95.2	106.0
	1.225	1.225			
	1.250	1.250			
	1.275	1.275			
	1.500	1.500			
	1.525	1.525			
	1.550	1.550			
	1.575	1.575			
	1.800	1.800			
	1.825	1.825			
	1.850	1.850			
	1.875	1.875			
	2.500	2.500			
	2.525	2.525			
	2.550	2.550			
	2.575	2.575			
DD4	3.300	3.300	1000	95.5	106.0
	3.325	3.325			
	3.350	3.350			
	3.375	3.375			
	3.400	3.400			

Notes:

- Soft-start time values are at $f_{OSC} = 2.1 \text{ MHz}$
- Refer to Chapter 8 for the minimum or maximum values of output voltage, under voltage threshold and over voltage threshold.

Table 4-2 Preset Output Voltage (LDO)


Channel	Preset Output Voltage [V]	Soft-start Time [ms]	Maximum Output Current [mA]	Under Voltage Threshold [%]	Over Voltage Threshold [%]
LD1	3.300	3.300	200	94.0	106.0
	3.325	3.325			
	3.350	3.350			
	3.375	3.375			
	3.400	3.400			
LD2	1.200	1.200	500	94.0	106.0
	1.225	1.225			
	1.250	1.250			
	1.275	1.275			
	1.800	1.800			
	1.825	1.825			
	1.850	1.850			
	1.875	1.875			
	2.800	2.800			
	2.825	2.825			
	2.850	2.850			
	2.875	2.875			


Notes:

- Soft-start time values are at $f_{OSC} = 2.1 \text{ MHz}$
- Refer to Chapter 8 for the minimum or maximum values of output voltage, under voltage threshold and over voltage threshold.

5. Architecture Block Diagram

Figure 5-1 Architecture Block Diagram





6. Absolute Maximum Ratings

Table 6-1 Absolute Maximum Ratings


Parameter	Symbol	Condition	Rating		Unit
			Min	Max	
Power supply voltage	V_{VCC}	VCC	-0.3	+6.9	V
	V_{PVCC}	PVCC1, PVCC2, PVCC3, PVCC4	-0.3	+6.9	V
	V_{PVCCCL}	PVCCCL1, PVCCCL2	-0.3	+6.9	V
Input voltage	V_{EN}	EN1, EN2, EN3, EN4, ENL1, ENL2	-0.3	+6.9	V
	V_{WDI}	WDI	-0.3	+6.9	V
	V_{SYNC}	SYNC	-0.3	+6.9	V
	V_{FB}	FB1, FB2, FB3, FB4	-0.3	+6.9	V
	V_{PG}	PG1, PG2, PG3, PG4, PGL2	-0.3	+6.9	V
	V_{RST}	RST	-0.3	+6.9	V
LX voltage	V_{LX}	LX1, LX2, LX3, LX4	-0.3	+6.9	V
Voltage difference	$V_{PVCC-VCC}$	PVCC1 -VCC, PVCC2-VCC, PVCC3-VCC, PVCC4-VCC	-0.3	+0.3	V
	$V_{PGND-GND}$	PGND1-GND, PGND2-GND, PGND3-GND, PGND4-GND	-0.3	+0.3	V
	$V_{PVCC-LX}$	PVCC1-LX1, PVCC2-LX2, PVCC3-LX3, PVCC4-LX4	-0.3	+6.9	V
	$V_{VCC-INPUT}$	VCC-EN1, VCC-EN2, VCC-EN3, VCC-EN4, VCC-EN1L, VCC-EN2L, VCC-WDI, VCC-SYNC, VCC-FB1, VCC-FB2, VCC-FB3, VCC-FB4	-0.3	+6.9	V
Power dissipation	P_D	$T_A \leq +25^{\circ}\text{C}$, Thermal resistance (θ_{JA}): 18°C/W (*1)	-	6940	mW
Junction temperature	T_J	-	-40	+150	$^{\circ}\text{C}$
Storage temperature	T_{STG}	-	-55	+150	$^{\circ}\text{C}$

*1: When the IC is mounted on 76.2 mm × 114.3 mm four-layer epoxy board. IC is mounted on a four-layer epoxy board, which terminal bias, and the IC's thermal pad is connected to the epoxy board.

WARNING

- Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings. Do not exceed any of these ratings.

Figure 6-1 Maximum Power Dissipation - Operating Ambient Temperature Characteristics



7. Recommended Operating Conditions

Table 7-1 Recommended Operating Conditions

Parameter	Symbol	Condition	Value			Unit
			Min	Typ	Max	
Power supply voltage	V _{VCC}	VCC	+4.5	+5.0	+5.5	V
	V _{PVCC}	PVCC1, PVCC2, PVCC3, PVCC4	-	V _{VCC}	-	V
	V _{PVCCCL}	PVCCCL1, PVCCCL2	+2.97	+5.0	V _{VCC}	V
Input voltage	V _{EN}	EN1, EN2, EN3, EN4, ENL1, ENL2	0	-	V _{VCC}	V
	V _{WDI}	WDI	0	-	V _{VCC}	V
	V _{SYNC}	SYNC	0	-	V _{VCC}	V
	V _{FB}	FB1, FB2, FB3, FB4	0	-	V _{VCC}	V
	V _{PG}	PG1, PG2, PG3, PG4, PGL2	0	-	+5.5	V
	V _{RST}	RST	0	-	+5.5	V
Operating ambient temperature	T _A	-	-40	+25	+125	°C

WARNING:

1. The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.
2. Any use of semiconductor devices will be under their recommended operating condition.
3. Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure.
4. No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.

8. Electrical Characteristics

$V_{VCC} = V_{PVCC} = 5.0V$, $V_{PVCCL} = 5.0V$, $T_A = T_J = -40$ to $+125$ °C, unless otherwise noted. Typical values are at $T_A = +25$ °C.

Table 8-1 Electrical Characteristics

Parameter	Symbol	Condition	Value			Unit
			Min	Typ	Max	
Supply Current						
Shutdown current	I _{VCCS}	V _{CC} PIN, V _{EN1} = V _{EN2} = V _{EN3} = V _{EN4} = V _{ENL1} = V _{ENL2} = 0V	-	1	10	μA
UVLO: Under Voltage Lockout (VCC)						
Threshold voltage	V _{UVLOF}	V _{VCC} falling, UVLO stop voltage	3.80	3.95	4.10	V
Hysteresis	V _{UVHYS}	-	0.27	0.30	0.33	V
TSD: Thermal Shutdown						
Shutdown temperature	T _{TSD}	Temperature rising	-	165 (*1)	-	°C
Hysteresis	T _{TSDHYS}	-	-	10 (*1)	-	°C
Enable Inputs (EN1, EN2, EN3, EN4, ENL1, ENL2)						
Input high voltage	V _{IHEN}	-	2.0	-	V _{VCC}	V
Input low voltage	V _{ILEN}	-	0	-	0.4	V
Input current	I _{IHEN}	V _{EN} = 5.0V	33	50	100	μA
Pull down resistance	R _{PDEN}	-	50	100	150	kΩ
Internal Linear Regulator Output (VREG)						
Output voltage	V _{VREG}	V _{VCC} = 5.0V	1.74	1.80	1.86	V
Maximum output current	I _{VREG}	V _{VCC} = 5.0V	5	-	-	mA
Over voltage lockout threshold	V _{VREGOVR}	V _{VREG} rising, Power fail	1.86	1.92	1.98	V
	V _{VREGOVF}	V _{VREG} falling, Power good	1.81	1.87	1.93	V
Under voltage lockout threshold	V _{VREGUVR}	V _{VREG} rising, Power good	1.67	1.73	1.79	V
	V _{VREGUVF}	V _{VREG} falling, Power fail	1.62	1.68	1.74	V
Oscillator						
Switching frequency	f _{OSC}	-	2.0	2.1	2.2	MHz
Synchronization Input (SYNC)						
Input high voltage	V _{IHSYNC}	-	2.0	-	V _{VCC}	V
Input Low voltage	V _{ILSYNC}	-	0	-	0.4	V
Input current	I _{IHSYNC}	V _{EN} = 5.0V	33	50	100	μA
Pull down resistance	R _{PDSYNC}	-	50	100	150	kΩ
Input frequency	f _{SYNC}	-	1.8	2.1	2.4	MHz
Switching frequency	f _{OSC}	-	-	f _{SYNC}	-	MHz

Parameter	Symbol	Condition	Value			Unit
			Min	Typ	Max	
Power Good Monitor (PG1, PG2, PGL2)						
Over voltage threshold	V _{PGOV}	Ratio of power fail threshold to V _{OUT1} , V _{OUT2} , V _{OUTL2} rising	104.5	106.0	107.5	%
Over voltage hysteresis	V _{PGOVHYS}	-	0.5	1.0	1.5	%
Under voltage threshold	V _{PGUV}	Ratio of power fail threshold to V _{OUT1} , V _{OUT2} , V _{OUT3} falling	92.5	94.0	95.5	%
Under voltage hysteresis	V _{PGUVHYS}	-	0.5	1.0	1.5	%
Leakage current	I _{LEAKPG}	V _{PG} = 5.0V	-	-	1	μA
Output low voltage	V _{OLPG}	I _{PG} = 3 mA	-	0.15	0.30	V
Propagation time	T _{PPG}	5% outside of the threshold, Power fail	-	4 (*1)	8 (*1)	μs
Power-on reset time	T _{RPG}	Power good	8	10	12	ms
Power Good Monitor (PG3)						
Over voltage threshold	V _{PGOV}	Ratio of power fail threshold to V _{OUT3} rising	104.5	106.0	107.5	%
Over voltage hysteresis	V _{PGOVHYS}	-	0.5	1.0	1.5	%
Under voltage threshold	V _{PGUV}	Ratio of power fail threshold to V _{OUT3} falling	93.7	95.2	96.7	%
Under voltage hysteresis	V _{PGUVHYS}	-	0.5	1.0	1.5	%
Leakage current	I _{LEAKPG}	V _{PG} = 5.0V	-	-	1	μA
Output low voltage	V _{OLPG}	I _{PG} = 3 mA	-	0.15	0.30	V
Propagation time	T _{PPG}	5% outside of the threshold, Power fail	-	4 (*1)	8 (*1)	μs
Power-on reset time	T _{RPG}	Power good	8	10	12	ms
Power Good Monitor (PG4)						
Over voltage threshold	V _{PGOV}	Ratio of power fail threshold to V _{OUT4} rising	104.5	106.0	107.5	%
Over voltage hysteresis	V _{PGOVHYS}	-	0.5	1.0	1.5	%
Under voltage threshold	V _{PGUV}	Ratio of power fail threshold to V _{OUT4} falling	94.0	95.5	97.0	%
Under voltage hysteresis	V _{PGUVHYS}	-	0.5	1.0	1.5	%
Leakage current	I _{LEAKPG}	V _{PG} = 5.0V	-	-	1	μA
Output low voltage	V _{OLPG}	I _{PG} = 3 mA	-	0.15	0.30	V
Propagation time	T _{PPG}	5% outside of the threshold, Power fail	-	4 (*1)	8 (*1)	μs
Power-on reset time	T _{RPG}	Power good	8	10	12	ms
Reset (RST)						
Over voltage threshold	V _{RSOV}	Ratio of power fail threshold to V _{OUTL1} rising	104.5	106.0	107.5	%
Over voltage hysteresis	V _{RSOVHYS}	-	0.5	1.0	1.5	%
Under voltage threshold	V _{RSUV}	Ratio of power fail threshold to V _{OUTL1} falling	92.5	94.0	95.5	%
Under voltage hysteresis	V _{RSUVHYS}	-	0.5	1.0	1.5	%
Leakage current	I _{LEAKRST}	V _{RST} = 5.0V	-	-	1	μA
Output low voltage	V _{OLRST}	I _{PG} = 3 mA	-	0.15	0.30	V
Propagation time	T _{PRST}	5% outside of the threshold, Power fail	-	4 (*1)	8 (*1)	μs
Power-on reset time	T _{RD}	Power good	25.6	32.0	38.4	ms

Parameter	Symbol	Condition	Value			Unit
			Min	Typ	Max	
Watchdog Timer (WDI)						
Watchdog sampling time	T _{SAM}	-	0.40	0.50	0.60	ms
Ignore window time	T _{IW}	-	25.6	32.0	38.4	ms
Open window time	T _{OW}	-	25.6	32.0	38.4	ms
Long open window time	T _{LOW}	-	102.4	128.0	153.6	ms
Closed window time	T _{CW}	-	25.6	32.0	38.4	ms
Window watchdog trigger time	T _{WD}	-	38.4	48	51.2	ms
Input high voltage	V _{IHWDI}	-	2.0	-	V _{VCC}	V
Input low voltage	V _{ILWDI}	-	0	-	0.4	V
Input current	I _{IHWDI}	V _{WDI} = 5.0V	33	50	100	μA
Pull down resistance	R _{PDWDI}	-	50	100	150	kΩ
DD1: Buck DC/DC Converter						
Output voltage accuracy	V _{OUT1}	V _{VCC} = 5.0V, I _{OUT1} = 10 mA	-1.8	0	+1.8	%
DC regulation	V _{REG1}	V _{VCC} = V _{PVCC1} = 4.5 to 5.5V, I _{OUT1} = 0 to 2.0A	-15 (*1)	0	+5 (*1)	mV
FB1 input resistance	R _{FB1}	V _{FB1} = 2.0V	95	190	285	kΩ
Switching FET ON resistance	R _{ONHS1}	I _{LX1} = 20 mA (PVCC1 to LX1)	-	100	190	mΩ
	R _{ONLS1}	I _{LX1} = -20 mA (LX1 to PGND1)	-	65	125	mΩ
Switching FET leakage current	I _{LEAK1}	I _{PVCC1} = 5.0V	-	1	10	μA
Maximum output current	I _{OUT1}	L = 1.5 μH	2 (*1)	-	-	A
LX1 peak current limit	I _{LIMIT1}	L = 1.5 μH	2.5 (*1)	-	-	A
Over voltage protection threshold	V _{OVP1}	V _{OUT1} rising, Switching termination threshold	125.0	130.0	135.0	%
Over voltage protection hysteresis	V _{OVPHYS1}	-	2.0	5.0	8.0	%
FB1 discharge resistance	R _{DIS1}	-	160	400	640	Ω
Soft-start time coefficient	T _{COESS1}	T _{SS1} = V _{OUT1} × T _{COESS1}	0.9	1.0	1.1	ms/V
DD2: Buck DC/DC Converter						
Output voltage accuracy	V _{OUT2}	V _{VCC} = 5.0V, I _{OUT2} = 10 mA	-1.8	0	+1.8	%
DC regulation	V _{REG2}	V _{VCC} = V _{PVCC2} = 4.5 to 5.5V I _{OUT2} = 0 to 3.0A	-15 (*1)	0	+5 (*1)	mV
FB2 input resistance	R _{FB2}	V _{FB2} = 2.0V	95	190	285	kΩ
Switching FET ON resistance	R _{ONHS2}	I _{LX2} = 20 mA (PVCC2 to LX2)	-	85	165	mΩ
	R _{ONLS2}	I _{LX2} = -20 mA (LX2 to PGND2)	-	55	105	mΩ
Switching FET leakage current	I _{LEAK2}	I _{PVCC2} = 5.0V	-	1	10	μA
Maximum output current	I _{OUT2}	L = 1.5 μH	3 (*1)	-	-	A
LX2 peak current limit	I _{LIMIT2}	L = 1.5 μH	3.5 (*1)	-	-	A
Over voltage protection threshold	V _{OVP2}	V _{OUT2} rising, Switching termination threshold	125.0	130.0	135.0	%
Over voltage protection hysteresis	V _{OVPHYS2}	-	2.0	5.0	8.0	%
FB2 discharge resistance	R _{DIS2}	-	160	400	640	Ω
Soft-start time coefficient	T _{COESS2}	T _{SS2} = V _{OUT2} × T _{COESS2}	0.9	1.0	1.1	ms/V

Parameter	Symbol	Condition	Value			Unit
			Min	Typ	Max	
DD3: Buck DC/DC Converter						
Output voltage accuracy	V _{OUT3}	V _{VCC} = 5.0V, I _{OUT3} = 10 mA	-1.8	0	+1.8	%
DC regulation	V _{REG3}	V _{VCC} = V _{PVCC3} = 4.5 to 5.5V, I _{OUT3} = 0 to 2.0A	-15 (*1)	0	+5 (*1)	mV
FB3 input resistance	R _{FB3}	V _{FB3} = 2.0V	95	190	285	kΩ
Switching FET ON resistance	R _{ONHS3}	I _{LX3} = 20 mA (PVCC3 to LX3)	-	100	190	mΩ
	R _{ONLS3}	I _{LX3} = -20 mA (LX3 to PGND3)	-	65	125	mΩ
Switching FET leakage current	I _{LEAK3}	I _{PVCC3} = 5.0V	-	1	10	μA
Maximum output current	I _{OUT3}	L = 1.5 μH	2 (*1)	-	-	A
LX3 peak current limit	I _{LIMIT3}	L = 1.5 μH	2.5 (*1)	-	-	A
Over voltage protection threshold	V _{OVP3}	V _{OUT3} rising, Switching termination threshold	125.0	130.0	135.0	%
Over voltage protection hysteresis	V _{OVPHYS3}	-	2.0	5.0	8.0	%
FB3 discharge resistance	R _{DIS3}	-	160	400	640	Ω
Soft-start time coefficient	T _{COESS3}	T _{SS3} = V _{OUT3} × T _{COESS3}	0.9	1.0	1.1	ms/V
DD4: Buck DC/DC Converter						
Output voltage accuracy	V _{OUT4}	V _{VCC} = 5.0V, I _{OUT4} = 10 mA	-1.8	0	+1.8	%
DC regulation	V _{REG4}	V _{VCC} = V _{PVCC4} = 4.5 to 5.5V, I _{OUT4} = 0 to 1.0A	-15 (*1)	0	+5 (*1)	mV
FB4 input resistance	R _{FB4}	V _{FB4} = 2.0V	95	190	285	kΩ
Switching FET ON resistance	R _{ONHS4}	I _{LX4} = 20 mA (PVCC4 to LX4)	-	100	190	mΩ
	R _{ONLS4}	I _{LX4} = -20 mA (LX4 to PGND4)	-	65	125	mΩ
Switching FET leakage current	I _{LEAK4}	I _{PVCC4} = 5.0V	-	1	10	μA
Maximum output current	I _{OUT4}	L = 1.5 μH	1 (*1)	-	-	A
LX4 peak current limit	I _{LIMIT4}	L = 1.5 μH	1.5 (*1)	-	-	A
Over voltage protection threshold	V _{OVP4}	V _{OUT4} rising, Switching termination threshold	125.0	130.0	135.0	%
Over voltage protection hysteresis	V _{OVPHYS4}	-	2.0	5.0	8.0	%
FB4 discharge resistance	R _{DIS4}	-	160	400	640	Ω
Soft-start time coefficient	T _{COESS4}	T _{SS4} = V _{OUT4} × T _{COESS4}	0.9	1.0	1.1	ms/V

Parameter	Symbol	Condition	Value			Unit
			Min	Typ	Max	
LD1: LDO Regulator						
Output voltage accuracy	V _{OUTL1}	V _{VCC} = 5.0V, I _{OUTL1} = 10 mA	-1.8	0	+1.8	%
DC regulation	V _{REGL1}	V _{VCC} = 4.5 to 5.5V, V _{PVCC1} = 2.97 to V _{VCC} I _{OUTL1} = 0 to I _{OUTL1}	-15 (*1)	0	+5 (*1)	mV
Output FET leakage current	I _{LEAKL1}	I _{PVCC1} =5.0V	-	1	10	μA
Maximum output current	I _{OUTL1}	V _{PVCC1} - V _{OUTL1} ≥ 1.6V	200 (*1)	-	-	mA
		0.17V ≤ V _{PVCC1} - V _{OUTL1} < 1.6V	100 (*1)	-	-	mA
Output current limit	I _{LIMITL1}	V _{PVCC1} - V _{OUTL1} ≥ 1.6V	210 (*1)	-	-	mA
		0.17V ≤ V _{PVCC1} - V _{OUTL1} < 1.6V	105 (*1)	-	-	mA
LDO1 discharge resistance	R _{DISL1}	-	160	400	640	Ω
Soft-start time coefficient	T _{COESSL1}	T _{SSL1} = V _{OUTL1} × T _{COESSL1}	0.9	1.0	1.1	ms/V
LD2: LDO Regulator						
Output voltage accuracy	V _{OUTL2}	V _{VCC} = 5.0V, I _{OUTL2} = 10 mA	-1.8	0	+1.8	%
DC regulation	V _{REGL2}	V _{VCC} = 4.5 to 5.5V, V _{PVCC2} = 2.97 to V _{VCC} I _{OUTL2} = 0 to I _{OUTL2}	-15 (*1)	0	+5 (*1)	mV
Output FET leakage current	I _{LEAKL2}	I _{PVCC2} =5.0V	-	1	10	μA
Maximum output current	I _{OUTL2}	V _{PVCC2} - V _{OUTL2} ≥ 1.6V	500 (*1)	-	-	mA
		0.17V ≤ V _{PVCC2} - V _{OUTL2} < 1.6V	400 (*1)	-	-	mA
Output current limit	I _{LIMITL2}	V _{PVCC2} - V _{OUTL2} ≥ 1.6V	525 (*1)	-	-	mA
		0.17V ≤ V _{PVCC2} - V _{OUTL2} < 1.6V	420 (*1)	-	-	mA
LDO2 discharge resistance	R _{DISL2}	-	160	400	640	Ω
Soft-start time coefficient	T _{COESSL2}	T _{SSL2} = V _{OUTL2} × T _{COESSL2}	0.9	1.0	1.1	ms/V

*1: The electrical characteristic is ensured by statistical characterization and indirect tests.

9. Operating Mode List

Table 9-1 shows the operation list of S6BP401A.

Table 9-1 Operation Mode List

Condition					Operating Block				
T _J	SYNC	ENL1	EN1/ EN2/ EN3/ EN4/ ENL2	Chip Control	VREG LDO	Watch- dog Trigger Monitor	Freq. Sync.	LD1	DD1/ DD2/ DD3/ DD4/ LD2
< T _{TSD}	L or H	L	L	OFF	OFF	OFF	OFF	OFF	OFF
< T _{TSD}	L or H	L	H	ON	ON	OFF	OFF	OFF	ON
< T _{TSD}	L or H	H	L	ON	ON	ON	OFF	ON	OFF
< T _{TSD}	L or H	H	H	ON	ON	ON	OFF	ON	ON
< T _{TSD}	clock	L	L	OFF	OFF	OFF	OFF	OFF	OFF
< T _{TSD}	clock	L	H	ON	ON	OFF	ON	OFF	ON
< T _{TSD}	clock	H	L	ON	ON	ON	ON	ON	OFF
< T _{TSD}	clock	H	H	ON	ON	ON	ON	ON	ON
≥ T _{TSD}	L or H	L	L	OFF	OFF	OFF	OFF	OFF	OFF
≥ T _{TSD}	L or H	L	H	ON	ON	OFF	OFF	OFF	OFF
≥ T _{TSD}	L or H	H	L	ON	ON	OFF	OFF	OFF	OFF
≥ T _{TSD}	L or H	H	H	ON	ON	OFF	OFF	OFF	OFF
≥ T _{TSD}	clock	L	L	OFF	OFF	OFF	OFF	OFF	OFF
≥ T _{TSD}	clock	L	H	ON	ON	OFF	OFF	OFF	OFF
≥ T _{TSD}	clock	H	L	ON	ON	OFF	OFF	OFF	OFF
≥ T _{TSD}	clock	H	H	ON	ON	OFF	OFF	OFF	OFF

10. Function


10.1 Turning ON and OFF Sequence

When all of the enable input terminals (EN1, EN2, EN3, EN4, ENL1 and ENL2) are “Low”, the device is in shutdown state. When any one or more than one of them go “High,” the device is initialized, then the internal linear regulator (VREG) starts generating 1.8V internal supply voltage. After that, each DC/DC converters and LDOs state is transitioned to the state which can be started.

In order for the device to start, the VCC terminal voltage must be higher than the under-voltage lockout threshold ($V_{UVLOF} + V_{UVHYS}$).


Figure 10-1 depicts the turning-on and off sequence where the enable signals are connected to VCC. Figure 10-2 depicts that where the enable signals are respectively controlled after the IC is powered.

Figure 10-1 Turning ON and OFF Sequence (where EN1 and ENL1 are Connected to VCC)



*1: Given that the system employs the same external parts with those specified in “11. Application Circuit Example”.

Figure 10-2 Turning ON and OFF Sequence (where EN1 and ENL1 are Respectively Controlled)




*1: Given that the system employs the same external parts with those specified in "11. Application Circuit Example".

10.2 Over Current Protection

The over current protection of the DC/DC converters detects the inductor peak current with on-resistance of Internal high side switching FET. If the DC/DC converter is over current state, the corresponding output voltage is decreased. If the device returns from over current state, the output voltage is target voltage.

Each LDOs equips foldback current limiter in order to prevent the IC itself from being damaged or destroyed. The curve of output current and output voltage in over current state is shown in the Figure 10-3.


Figure 10-3 LDO Foldback Over Current Protection Characteristic



10.3 Over Voltage Protection

The over voltage protection of the DC/DC converters detects the output voltage. If the DC/DC converter is over voltage state, the corresponding channel stops switching and inductor connecting terminal (LX1, LX2, LX3, LX4) is held at high impedance. If the device returns from over voltage state, the channel returns switching automatically.


Figure 10-4 Over Voltage Protection Timing Chart



10.4 Thermal Shutdown (TSD)

If the junction temperature reaches +165°C, all DC/DC converters and LDOs stop outputting voltage. Then the discharge operation is carried out to discharge the output capacitor (The discharge operation continues until the state of the thermal shutdown released.) When the junction temperature drops below +155°C, the soft-starters activate regulators and start generating voltage gradually if the enable is "High."

Figure 10-5 Thermal Shutdown Timing Chart



10.5 Under Voltage Lockout (UVLO)

If the VCC terminal voltage (V_{VCC}) drops below the lower UVLO threshold (V_{UVLOF}), all DC/DC converters (DD1, DD2, DD3, DD4), LDOs (LD1, LD2), windowed watchdog timer (WDT) and the internal linear regulator (VREG) stop working. When the VCC terminal voltage (V_{VCC}) is raised higher than the higher UVLO threshold ($V_{UVLOF} + V_{UVHYS}$), the device returns automatically.

10.6 Soft-Start Operation


S6BP401A equips load-independent soft-start function in order to prevent the DC/DC converters and LDOs from having rush current at the start-up. The soft-start timing is shown in the Figure 10-6, and is given by the following equation;

$$T_{SS} = V_{OUT} \times T_{COESS}, \text{ where}$$

T_{SS} [ms] : Soft-start time

V_{OUT} [V] : Output voltage (V_{OUT1} , V_{OUT2} , V_{OUT3} , V_{OUT4} , V_{OUTL1} , V_{OUTL2})

T_{COESS} [ms/V] : Soft-start time coefficient (T_{COESS1} , T_{COESS2} , T_{COESS3} , T_{COESS4} , $T_{COESSL1}$, $T_{COESSL2}$)

Figure 10-6 Soft-Start Operation Timing Chart


10.7 Discharge Operation

When an enable signal goes “Low”, the corresponding output capacitor is discharged by the internal discharge resistor and the output voltage is decreased gradually. Note that the discharge time is not consistent: it depends on the output load current.

As for a DC/DC converter, the output capacitor is discharged from FB1, FB2, FB3 and FB4 terminal to PGND1, PGND2, PGND3 and PGND4 terminal respectively. As for a LDO, the output capacitor is dis-charged from LDO1, LDO2 terminal to GND terminal.

The discharge time required to decrease the output voltage by 90% without any explicit load given by the following equation;

$$T_{DIS} = 2.3 \times R_{DIS} \times C_{OUT}, \text{ where}$$

T_{DIS} [ms] : Discharge time

R_{DIS} [k Ω] : Discharge resistance (R_{DIS1} , R_{DIS2} , R_{DIS3} , R_{DIS4} , R_{DISL1} , R_{DISL2})

C_{OUT} [μ F] : Output capacitor



Figure 10-7 Discharge Diagram (DC/DC Converter)


Figure 10-8 Discharge Diagram (LDO)




10.8 Power Good Monitor and Reset Function

Each DC/DC converters and LDOs has power good function to indicate whether the output voltage is in the expected range. The Table 10-1 describes the power good pin names and their functions of each DC/DC converters and LDOs. The Figure 10-9 and Figure 10-10 depict power-good timing chart.

Table 10-1 Power Good Monitor and Reset Function Pin List

Channel	Pin Name	Description
DD1	PG1	Enabling DD1 is followed by rising of the DD1 output voltage (V_{OUT1}). Once V_{OUT1} reaches within the power good range ($V_{PGUV} + V_{PGUVHYS} < V_{OUT1} < V_{PGOV} - V_{PGOVHYS}$), the power good monitor output (PG1 terminal) changes its state from “Low” to “Open” after a power-on-reset time (T_{RPG}). When V_{OUT1} is out of the power good range ($V_{OUT1} \leq V_{PGUV}$ or $V_{OUT1} \geq V_{PGOV}$), PG1 terminal changes its state from “Open” to “Low” after the propagation delay (T_{PPG}). The glitch within T_{PPG} does not affect the power good monitor output.
DD2	PG2	Enabling DD2 is followed by rising of the DD2 output voltage (V_{OUT2}). Once V_{OUT2} reaches within the power good range ($V_{PGUV} + V_{PGUVHYS} < V_{OUT2} < V_{PGOV} - V_{PGOVHYS}$), the power good monitor output (PG2 terminal) changes its state from “Low” to “Open” after a power-on-reset time (T_{RPG}). When V_{OUT2} is out of the power good range ($V_{OUT2} \leq V_{PGUV}$ or $V_{OUT2} \geq V_{PGOV}$), PG2 terminal changes its state from “Open” to “Low” after the propagation delay (T_{PPG}). The glitch within T_{PPG} does not affect the power good monitor output.
DD3	PG3	Enabling DD3 is followed by rising of the DD3 output voltage (V_{OUT3}). Once V_{OUT3} reaches within the power good range ($V_{PGUV} + V_{PGUVHYS} < V_{OUT3} < V_{PGOV} - V_{PGOVHYS}$), the power good monitor output (PG3 terminal) changes its state from “Low” to “Open” after a power-on-reset time (T_{RPG}). When V_{OUT3} is out of the power good range ($V_{OUT3} \leq V_{PGUV}$ or $V_{OUT3} \geq V_{PGOV}$), PG3 terminal changes its state from “Open” to “Low” after the propagation delay (T_{PPG}). The glitch within T_{PPG} does not affect the power good monitor output.
DD4	PG4	Enabling DD4 is followed by rising of the DD4 output voltage (V_{OUT4}). Once V_{OUT4} reaches within the power good range ($V_{PGUV} + V_{PGUVHYS} < V_{OUT4} < V_{PGOV} - V_{PGOVHYS}$), the power good monitor output (PG4 terminal) changes its state from “Low” to “Open” after a power-on-reset time (T_{RPG}). When V_{OUT4} is out of the power good range ($V_{OUT4} \leq V_{PGUV}$ or $V_{OUT4} \geq V_{PGOV}$), PG4 terminal changes its state from “Open” to “Low” after the propagation delay (T_{PPG}). The glitch within T_{PPG} does not affect the power good monitor output.

Channel	Pin Name	Description
LD1	RST	Enabling LD1 is followed by rising of the LD1 output voltage (V_{OUTL1}). Once V_{OUTL1} reaches within the power good range ($V_{RSUV} + V_{RSUVHYS} < V_{OUTL1} < V_{RSOV} - V_{RSOVHYS}$), the RST terminal changes its state from “Low” to “Open” after a power-on-reset time (T_{RD}). When V_{OUTL1} is out of the power good range ($V_{OUTL1} \leq V_{RSUV}$ or $V_{OUTL1} \geq V_{RSOV}$), RST terminal changes “Open” to “Low” after the propagation delay (T_{PRST}). The glitch within T_{PRST} does not affect the power good monitor output.
LD2	PGL2	Enabling LD2 is followed by rising of the LD2 output voltage (V_{OUTL2}). Once V_{OUTL2} reaches within the power good range ($V_{PGUV} + V_{PGUVHYS} < V_{OUTL2} < V_{PGOV} - V_{PGOVHYS}$), the power good monitor output (PGL2 terminal) changes its state from “Low” to “Open” through the power-on-reset time (T_{RPG}). When V_{OUTL2} is out of the power good range ($V_{OUTL2} \leq V_{PGUV}$ or $V_{OUTL2} \geq V_{PGOV}$), PGL2 terminal changes “Open” to “Low” after the propagation delay (T_{PPG}). The glitch within T_{PPG} does not affect the power good monitor output.

Figure 10-9 Power-Good Monitor Output Timing Chart (PG1, PG2, PG3, PG4, PGL2)

Figure 10-10 Power-Good Monitor Output Timing Chart (RST)


10.9 Watchdog Timer

S6BP401A employs a digital windowed watchdog timer. The digital windowed watchdog timer starts monitoring trigger signal, when the LD1 output voltage (V_{OUTL1}) reaches the power good level after enabling LD1.

Figure 10-11 shows the state diagram of the digital watchdog timer. There are six states in the diagram. In the normal operation, the state is expected to move back and forth between “CW” and “OW”,

At first, as described in the section 10.8, enabling LD1 brings “RESET” state, and the “RESET” state is kept for the “Reset Time (T_{RD})” outputting “Low” from RST terminal.

In the second, after T_{RD} in the “RESET” state, the state will transition to “Ignore Window (IW)”, and let RST terminal be “Open”. The “IW” state will be elapsed in the “Ignore Window Time (T_{IW})”.

In the third, after elapsing, the state will transition will transition to “Long Open Window (LOW)” state, and let RST terminal be “Open.” In this state, a trigger signal is expected to be input: if an input trigger arrives, the state will immediately transition to the “Closed Window (CW)” state. Without an input trigger in the “Long Open Window Time (T_{LOW})” the state will be elapsed and will transition to “RESET” state.

In the “CW” state, a trigger signal is expected NOT to be input: if an input trigger arrives, the state will immediately transition to the “RESET” state. Without an input trigger in the “Closed Window Time (T_{CW})” the state will be elapsed and will transition to “Open Window (OW)” state.

In the “OW” state, a trigger signal is expected NOT to be input: if an input trigger arrives, the state will immediately transition to the “RESET” state. Without an input trigger in the “Open Window Time (T_{OW})” the state will be elapsed and will transition to “Closed Window (CW)” state.

In any states above, a power failure of LD1 will cause a transition to “OFF” state, and output “Low” from RST terminal until LD1 goes well.

Figure 10-11 Watchdog Timer State Diagram







Figure 10-12 Window Watchdog Timing Chart (WDI)

Figure 10-13 Window Watchdog Timing Chart (LD1)



Figure 10-14 De-glint of Window Watchdog Trigger Pulse


10.10 Internal Linear Regulator Output (VREG)

S6BP401A equips a 1.8V linear regulator as the power source for its internal circuit. A low ESR 1.0μF ceramic capacitor should be connected from VREG pin to GND. VREG is not designed to supply to external load.

Unless the VREG terminal voltage is in the range between the over voltage lockout level $V_{VREGOVR}$ and the under voltage lockout level $V_{VREGUVF}$, S6BP401A considers it abnormal and halts all DC/DC converters, LDOs and windowed watchdog timer. When the VREG terminal voltage returns to the power good voltage range ($V_{VREGOVR} \leq V_{VREG} \leq V_{VREGUVF}$), S6BP401A returns the DC/DC converters, LDOs and window watchdog timer to the normal mode. Soft-start circuits of each regulator gradually generates supply voltage as described in the section 10.6.

Figure 10-15 VREG OVLO/UVLO Timing Chart



11. Application Circuit Example

Figure 11-1 Application Circuit Example




Table 11-1 Parts list

Symbol	Parts	Part number	Specifications	Vendor
C1	Ceramic Capacitor	CGA5L1X7R1C106K160AC	10 μ F	TDK
C2	Ceramic Capacitor	CGA6P1X7R1C226M250AC	22 μ F	TDK
C3	Ceramic Capacitor	CGA6P1X7R1C226M250AC	22 μ F	TDK
C7	Ceramic Capacitor	CGA5L1X7R1C106K160AC	10 μ F	TDK
C8	Ceramic Capacitor	CGA6P1X7R1C226M250AC	22 μ F	TDK
C9	Ceramic Capacitor	CGA6P1X7R1C226M250AC	22 μ F	TDK
C10	Ceramic Capacitor	CGA6P1X7R1C226M250AC	22 μ F	TDK
C15	Ceramic Capacitor	CGA5L1X7R1C106K160AC	10 μ F	TDK
C16	Ceramic Capacitor	CGA6P1X7R1C226M250AC	22 μ F	TDK
C17	Ceramic Capacitor	CGA6P1X7R1C226M250AC	22 μ F	TDK
C21	Ceramic Capacitor	CGA5L1X7R1C106K160AC	10 μ F	TDK
C22	Ceramic Capacitor	CGA6P1X7R1C226M250AC	22 μ F	TDK
C23	Ceramic Capacitor	CGA6P1X7R1C226M250AC	22 μ F	TDK
C27	Ceramic Capacitor	CGA3E1X7R1C105M080AC	1 μ F	TDK
C28	Ceramic Capacitor	CGA3E1X7R1C105M080AC	1 μ F	TDK
C30	Ceramic Capacitor	CGA3E1X7R1C105M080AC	1 μ F	TDK
C31	Ceramic Capacitor	CGA5L1X7R1C106K160AC	10 μ F	TDK
C33	Ceramic Capacitor	CGA3E1X7R1C105M080AC	1 μ F	TDK
C34	Ceramic Capacitor	CGA3E1X7R1C105M080AC	1 μ F	TDK
L1	Inductor	CLF6045T-1R5N-D	1.5 μ H	TDK
L2	Inductor	CLF6045T-1R5N-D	1.5 μ H	TDK
L3	Inductor	CLF6045T-1R5N-D	1.5 μ H	TDK
L4	Inductor	CLF6045T-1R5N-D	1.5 μ H	TDK
R5	Resistor	RG1608P-473-B	47 k Ω	SSM
R6	Resistor	RG1608P-473-B	47 k Ω	SSM
R7	Resistor	RG1608P-473-B	47 k Ω	SSM
R8	Resistor	RG1608P-473-B	47 k Ω	SSM
R9	Resistor	RG1608P-473-B	47 k Ω	SSM
R10	Resistor	RG1608P-473-B	47 k Ω	SSM

TDK : TDK Corporation

SSM : SUSUMU CO., LTD.


12. Development Support

The S6BP401A has a set of documentation, such as application notes, development tools, and online resources to assist you during your development process. Visit www.cypress.com/automotive-pmic to find out more.


13. Reference Data

The followings are the reference data measured under the conditions shown in "11. Application Circuit Example".


Figure 13-1 DC/DC Converter




DD3 Load Regulation




DD3 Load Transient Response




DD3 Load Transient Response




DD4 Efficiency vs I_{OUT4}




DD4 Load Regulation



DD4 Load Transient Response



DD4 Load Transient Response



f_{OSC} vs V_{VCC}







Figure 13-2 LDO regulator





15. Package Dimensions

VERY THIN PLASTIC QUAD FLAT NO LEAD PACKAGES (VND040)



SYMBOL	MILLIMETER			NOTE
	MIN.	NOM.	MAX.	
A	—	—	0.90	PROFILE
A1	0.00	—	0.05	TERMINAL HEIGHT
D	6.00 BSC.			BODY SIZE
E	6.00 BSC.			BODY SIZE
b	0.20	0.25	0.30	TERMINAL WIDTH
D2	4.20 BSC.			EXPOSED PAD SIZE
E2	4.20 BSC.			EXPOSED PAD SIZE
e	0.50 BSC.			TERMINAL PITCH
N	40			TERMINAL COUNT
L	0.30	0.40	0.50	TERMINAL LENGTH
C	C0.50			EXPOSED PAD CHAMFER
aaa	0.2			
bbb	0.05			
ccc	0.2			
ddd	-			
eee	0.05			
fff	-			

1. DIMENSIONING AND TOLERANCING CONFORMS TO ASME Y14.5-1994.

2. ALL DIMENSIONS ARE IN MILLIMETERS.

3. N IS THE TOTAL NUMBER OF TERMINALS.

△ DIMENSION "b" APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM TERMINAL TIP. IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL, THE DIMENSION "b" SHOULD NOT BE MEASURED IN THAT RADIUS AREA.

△ ND REFER TO THE NUMBER OF TERMINALS ON D OR E SIDE.

6. MAX. PACKAGE WARPAGE IS 0.05mm.

7. MAXIMUM ALLOWABLE BURRS IS 0.076mm IN ALL DIRECTIONS.

△ PIN #1 ID ON TOP WILL BE LOCATED WITHIN INDICATED ZONE.

△ LATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.

△ Reinforcement Land size 0.35mm SQ.

16. Major Changes

Spanion Publication Number: S6BP401A_DS405-00024

Page	Section	Change Results
Revision 0.1 (February 19, 2015)		
-	-	Initial release

NOTE: Please see “Document History” about later revised information.

Document History

Document Title: S6BP401A Power Management IC for Automotive ADAS Platform

Document Number: 002-03341

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	4922113	YMAE	09/16/2015	New Spec. Updated Ordering Information
*A	5085035	HIXT	01/14/2016	Updated “3. Pin Functions” Updated “6. Absolute Maximum Ratings” Updated “7. Recommended Operating Conditions” Added “12. Development Support” Added “13. Reference Data” Updated “14. Ordering Information”
*B	5160391	HIXT	03/04/2016	Added “AEC-Q100 compliant (Grade-1)” in “Features” Added the following values in “8. Electrical Characteristics” Supply Current I _{VCCS} : Max value UVLO: Under Voltage Lockout (VCC) V _{UVHYS} : Min and Max values Enable Inputs (EN1, EN2, EN3, EN4, ENL1, ENL2) I _{IHEN} : Min and Max values Synchronization Input (SYNC) I _{IHSYNC} : Min and Max values Power Good Monitor (PG1, PG2, PG3, PG4, PGL2, RST) V _{PGOVHYS} : Min and Max values V _{PGUVHYS} : Min and Max values Watchdog Timer (WDI) T _{WD} : Min and Max values I _{IHWDI} : Min and Max values DD1: Buck DC/DC Converter R _{FB1} : Min and Max values R _{ONHS1} : Max values R _{ONLS1} : Max values I _{LEAK1} : Max value V _{OVPHYS1} : Min and Max values R _{DIS1} : Min and Max values T _{COESS1} : Min and Max values

Revision	ECN	Orig. of Change	Submission Date	Description of Change
*B	5160391	HIXT	03/04/2016	DD2: Buck DC/DC Converter R_{FB2}: Min and Max values R_{ONHS2}: Max values R_{ONLS2}: Max values I_{LEAK2}: Max value V_{OVPHYS2}: Min and Max values R_{DIS2}: Min and Max values T_{COESS2}: Min and Max values DD3: Buck DC/DC Converter R_{FB3}: Min and Max values R_{ONHS3}: Max values R_{ONLS3}: Max values I_{LEAK3}: Max value V_{OVPHYS3}: Min and Max values R_{DIS3}: Min and Max values T_{COESS3}: Min and Max values DD4: Buck DC/DC Converter R_{FB4}: Min and Max values R_{ONHS4}: Max values R_{ONLS4}: Max values I_{LEAK4}: Max value V_{OVPHYS4}: Min and Max values R_{DIS4}: Min and Max values T_{COESS4}: Min and Max values LD1: LDO Regulator I_{LEAKL1}: Max value R_{DISL1}: Min and Max values T_{COESSL1}: Min and Max values LD2: LDO Regulator I_{LEAKL2}: Max value R_{DISL2}: Min and Max values T_{COESSL2}: Min and Max values Updated the following values in "8. Electrical Characteristics" DD1: Buck DC/DC Converter R_{ONHS1}: Typ value R_{ONLS1}: Typ value DD2: Buck DC/DC Converter R_{ONHS2}: Typ value R_{ONLS2}: Typ value DD3: Buck DC/DC Converter R_{ONHS3}: Typ value R_{ONLS3}: Typ value DD4: Buck DC/DC Converter R_{ONHS4}: Typ value R_{ONLS4}: Typ value Delete the following values in "8. Electrical Characteristics" Updated "Figure 10-1" and "Figure 10-2" Updated "10.5 Under Voltage Lockout (UVLO)" Added a part number, S6BP401AL2SN1B000, in "Table 14-1". Corrected an error in "Table 14-1". from S6BP401AW1SN1B000 to S6BP401AW0SN1B000

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

ARM® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Lighting & Power Control	cypress.com/powerpsoc
Memory	cypress.com/memory
PSoC	cypress.com/psoc
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless/Rf	cypress.com/wireless

PSoC® Solutions

cypress.com/psoc

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

Technical Support

cypress.com/support

ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries.

© Cypress Semiconductor Corporation 2015-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.