

The following document contains information on Cypress products. Although the document is marked with the name "Spansion", the company that originally developed the specification, Cypress will continue to offer these products to new and existing customers.

Continuity of Specifications

There is no change to this document as a result of offering the device as a Cypress product. Any changes that have been made are the result of normal document improvements and are noted in the document history page, where supported. Future revisions will occur when appropriate, and changes will be noted in a document history page.

Continuity of Ordering Part Numbers

Cypress continues to support existing part numbers. To order these products, please use only the Ordering Part Numbers listed in this document.

For More Information

Please contact your local sales office for additional information about Cypress products and solutions.

About Cypress

Cypress (NASDAQ: CY) delivers high-performance, high-quality solutions at the heart of today's most advanced embedded systems, from automotive, industrial and networking platforms to highly interactive consumer and mobile devices. With a broad, differentiated product portfolio that includes NOR flash memories, F-RAM™ and SRAM, Traveo™ microcontrollers, the industry's only PSoC® programmable system-on-chip solutions, analog and PMIC Power Management ICs, CapSense® capacitive touch-sensing controllers, and Wireless BLE Bluetooth® Low-Energy and USB connectivity solutions, Cypress is committed to providing its customers worldwide with consistent innovation, best-in-class support and exceptional system value.

FM0+ S6E1A1 Series

32-bit ARM® Cortex®-M0+ based Microcontroller S6E1A11B0A/S6E1A11C0A,S6E1A12B0A/S6E1A12C0A

Data Sheet (Full Production)



Notice to Readers: This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion Inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur.





Notice On Data Sheet Designations

Spansion Inc. issues data sheets with Advance Information or Preliminary designations to advise readers of product information or intended specifications throughout the product life cycle, including development, qualification, initial production, and full production. In all cases, however, readers are encouraged to verify that they have the latest information before finalizing their design. The following descriptions of Spansion data sheet designations are presented here to highlight their presence and definitions.

Advance Information

The Advance Information designation indicates that Spansion Inc. is developing one or more specific products, but has not committed any design to production. Information presented in a document with this designation is likely to change, and in some cases, development on the product may discontinue. Spansion Inc. therefore places the following conditions upon Advance Information content:

"This document contains information on one or more products under development at Spansion Inc. The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. Spansion Inc. reserves the right to change or discontinue work on this proposed product without notice."

Preliminary

The Preliminary designation indicates that the product development has progressed such that a commitment to production has taken place. This designation covers several aspects of the product life cycle, including product qualification, initial production, and the subsequent phases in the manufacturing process that occur before full production is achieved. Changes to the technical specifications presented in a Preliminary document should be expected while keeping these aspects of production under consideration. Spansion places the following conditions upon Preliminary content:

"This document states the current technical specifications regarding the Spansion product(s) described herein. The Preliminary status of this document indicates that product qualification has been completed, and that initial production has begun. Due to the phases of the manufacturing process that require maintaining efficiency and quality, this document may be revised by subsequent versions or modifications due to changes in technical specifications."

Combination

Some data sheets contain a combination of products with different designations (Advance Information, Preliminary, or Full Production). This type of document distinguishes these products and their designations wherever necessary, typically on the first page, the ordering information page, and pages with the DC Characteristics table and the AC Erase and Program table (in the table notes). The disclaimer on the first page refers the reader to the notice on this page.

Full Production (No Designation on Document)

When a product has been in production for a period of time such that no changes or only nominal changes are expected, the Preliminary designation is removed from the data sheet. Nominal changes may include those affecting the number of ordering part numbers available, such as the addition or deletion of a speed option, temperature range, package type, or VIO range. Changes may also include those needed to clarify a description or to correct a typographical error or incorrect specification. Spansion Inc. applies the following conditions to documents in this category:

"This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion Inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur."

Questions regarding these document designations may be directed to your local sales office.

FM0+ S6E1A1 Series

32-bit ARM® Cortex®-M0+ based Microcontroller S6E1A11B0A/S6E1A11C0A,S6E1A12B0A/S6E1A12C0A





1. Description

The S6E1A1 Series is a series of highly integrated 32-bit microcontrollers designed for embedded controllers aiming at low power consumption and low cost.

This series has the ARM Cortex-M0+ Processor with on-chip Flash memory and SRAM, and consists of peripheral functions such as various timers, ADCs and communication interfaces (UART, CSIO, I²C, LIN).

The products which are described in this data sheet are placed into TYPE1-M0+ product categories in "FM0+ Family PERIPHERAL MANUAL".

Note:

- ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries.



Table of Contents

| Ί. | Descr | iption | | 3 |
|-----|---------|-------------|---|----|
| 2. | Featu | res | | 5 |
| 3. | Produ | ct Lineup . | | 9 |
| 4. | Packa | ıges | | 10 |
| 5. | Pin As | ssignment. | | 11 |
| 6. | List of | Pin Funct | ions | 16 |
| 7. | I/O Ci | rcuit Type. | | 27 |
| 8. | Handl | ing Precaι | utions | 32 |
| | 8.1 | Precautio | ons for Product Design | 32 |
| | 8.2 | Precautio | ons for Package Mounting | 33 |
| | 8.3 | Precaution | ons for Use Environment | 35 |
| 9. | Handl | ing Device | 9S | 36 |
| 10. | Block | Diagram | | 39 |
| 11. | Memo | ry Size | | 39 |
| 12. | Memo | ry Map | | 40 |
| 13. | Pin St | atus in Ea | ch CPU State | 43 |
| 14. | Electr | ical Chara | cteristics | 46 |
| | 14.1 | Absolute | Maximum Ratings | 46 |
| | 14.2 | Recomm | ended Operating Conditions | 47 |
| | 14.3 | DC Char | acteristics | 48 |
| | | 14.3.1 | Current Rating | |
| | | 14.3.2 | Pin Characteristics | |
| | 14.4 | AC Chara | acteristics | 52 |
| | | 14.4.1 | Main Clock Input Characteristics | |
| | | 14.4.2 | Sub Clock Input Characteristics | |
| | | 14.4.3 | Built-in CR Oscillation Characteristics | 54 |
| | | 14.4.4 | Operating Conditions of Main PLL (In the case of using the main clock | |
| | | | input clock of the PLL) | |
| | | 14.4.5 | Operating Conditions of Main PLL (In the case of using the built-in high- | |
| | | | CR clock as the input clock of the main PLL) | |
| | | 14.4.6 | Reset Input Characteristics | |
| | | 14.4.7 | Power-on Reset Timing | |
| | | 14.4.8 | Base Timer Input Timing | |
| | | 14.4.9 | CSIO Timing | |
| | | 14.4.10 | External Input Timing | |
| | | 14.4.11 | QPRC Timing | |
| | | 14.4.12 | I ² C Timing | |
| | | 14.4.13 | SW-DP Timing | |
| | 14.5 | | D Converter | |
| | 14.6 | | age Detection Characteristics | |
| | | 14.6.1 | Low-voltage Detection Reset | |
| | | 14.6.2 | Low-voltage Detection Interrupt | |
| | 14.7 | | emory Write/Erase Characteristics | |
| | 14.8 | | ime from Low-Power Consumption Mode | |
| | | 14.8.1 | Return Factor: Interrupt/WKUP | |
| | | 14.8.2 | Return Factor: Reset | |
| 15. | | • | ation | |
| 16. | | • | sions | |
| 17. | Major | Changes. | | 96 |



2. Features

32-bit ARM Cortex-M0+ Core

- Processor version: r0p1
- Maximum operating frequency: 40 MHz
- Nested Vectored Interrupt Controller (NVIC): 1 NMI (non-maskable interrupt) and 32 peripheral interrupt with 4 selectable interrupt priority levels
- 24-bit System timer (Sys Tick): System timer for OS task management

Bit Band operation

Compatible with Cortex-M3 bit band operation.

On-chip Memory

- Flash memory
 - Up to 88 Kbyte
 - Read cycle:0 wait-cycle
 - Security function for code protection

■ SRAM

The on-chip SRAM of this series has one independent SRAM.

- SRAM: 6 Kbyte

Multi-function Serial Interface (Max 3channels)

- 128 bytes with FIFO in all channels (The number of FIFO steps varies depending on the settings of the communication mode or bit length.)
- The operation mode of each channel can be selected from one of the following.
 - UART
 - CSIO
 - LIN
 - I²C

■ UART

- Full duplex double buffer
- Parity can be enabled or disabled.
- Built-in dedicated baud rate generator
- External clock available as a serial clock
- Various error detection functions (parity errors, framing errors, and overrun errors)

■ CSIO

- Full duplex double buffer
- Built-in dedicated baud rate generator
- Overrun error detection function
- Serial chip select function (ch.1 and ch.3 only)
- Data length: 5 to 16 bits

■ LIN

- LIN protocol Rev.2.1 supported
- Full duplex double buffer
- Master/Slave mode supported
- LIN break field generation function (The length is variable between 13 bits and 16 bits.)
- LIN break delimiter generation function (The length is variable between 1 bit and 4 bits.)
- Various error detection functions available (parity errors, framing errors, and overrun errors)

■ I²C

- Standard-mode (Max: 100 kbps) supported / Fast-mode (Max 400kbps) supported.



DMA Controller (2 channels)

The DMA Controller has its own bus independent of the CPU, and CPU and DMA Controller can process simultaneously.

- 2 independently configurable and operable channels
- It can start a transfer with a software request or a request from a built-in peripheral.
- Transfer address area: 32 bits (4 Gbyte)
- Transfer mode: block transfer/burst transfer/demand transfer
- Transfer data type: byte/halfword/word
- Transfer block count: 1 to 16Number of transfers: 1 to 65536

A/D Converter (Max: 8 channels)

- 12-bit A/D Converter
 - Successive approximation type
 - Conversion time: 0.8 μs @ 5 V (S6E1A1xC0A) / 2.0 μs (S6E1A1xB0A)
 - Priority conversion available (2 levels of priority)
 - Scan conversion mode
 - Built-in FIFO for conversion data storage (for scan conversion: 16 steps, for priority conversion: 4 steps)

Base Timer (Max: 4 channels)

The operation mode of each channel can be selected from one of the following.

- 16-bit PWM timer
- 16-bit PPG timer
- 16/32-bit reload timer
- 16/32-bit PWC timer

General-purpose I/O Port

This series can use its pin as a general-purpose I/O port when it is not used for an external bus or a peripheral function. All ports can be set to fast general-purpose I/O ports or slow general-purpose I/O ports. In addition, this series has a port relocate function that can set to which I/O port a peripheral function can be allocated.

- All ports are Fast GPIO which can be accessed by 1 cycle
- Capable of controlling the pull-up of each pin
- Capable of reading pin level directly
- Port relocate function
- Up to 37 fast general-purpose I/O ports @48pin package
- Certain ports are 5 V tolerant.

See "5. Pin Assignment" and "7. I/O Circuit Type" for details of such pins.

Dual Timer (32/16-bit Down Counter)

The Dual Timer consists of two programmable 32/16-bit down counters. The operation mode of each timer channel can be selected from one of the following.

- Free-running mode
- Periodic mode (= Reload mode)
- One-shot mode



Quadrature Position/Revolution Counter (QPRC)

The Quadrature Position/Revolution Counter (QPRC) is used to measure the position of the position encoder. In addition, it can be used as an up/down counter.

- The detection edge for the three external event input pins AIN, BIN and ZIN is configurable.
- 16-bit position counter
- 16-bit revolution counter
- Two 16-bit compare registers

Multi-function Timer

The Multi-function Timer consists of the following blocks.

- 16-bit free-run timer x 3 channels
- Input capture x 4 channels
- Output compare × 6 channels
- ADC start compare x 6 channel
- Waveform generator x 3 channels
- 16-bit PPG timer x 3 channels IGBT mode is contained.

The following function can be used to achieve the motor control.

- PWM signal output function
- DC chopper waveform output function
- Dead time function
- Input capture function
- ADC start function
- DTIF (motor emergency stop) interrupt function

Real-time Clock (RTC)

The Real-time Clock counts year/month/day/hour/minute/second/day of the week from year 01 to year 99.

- The RTC can generate an interrupt at a specific time (year/month/day/hour/minute/second/day of the week) and can also generate an interrupt in a specific year, in a specific month, on a specific day, at a specific hour or at a specific minute.
- It has a timer interrupt function generating an interrupt upon a specific time or at specific intervals.
- It can keep counting while rewriting the time.
- It can count leap years automatically.

Watch Counter

The Watch Counter wakes up the microcontroller from the low power consumption mode. The clock source can be selected from the main clock, the sub clock, the built-in high-speed CR clock or the built-in low-speed CR clock.

Interval timer: up to 64 s (sub clock: 32.768 kHz)

External Interrupt Controller Unit

- Up to 8 external interrupt input pins
- Non-maskable interrupt (NMI) input pin: 1

Watchdog Timer (2 channels)

The watchdog timer generates an interrupt or a reset when the counter reaches a time-out value.

This series consists of two different watchdogs, "hardware" watchdog and "software" watchdog.

The "hardware" watchdog timer is clocked by the built-in low-speed CR oscillator. Therefore, the "hardware" watchdog is active in any low-power consumption modes except RTC mode and STOP mode.



Clock and Reset

■ Clocks

A clock can be selected from five clock sources (two external oscillators, two built-in CR oscillator, and main PLL).

Main clock
Sub clock
Built-in high-speed CR clock
Built-in low-speed CR clock
14 MHz
32.768 kHz
4 MHz
Built-in low-speed CR clock
100 kHz

- Main PLL clock

Resets

- Reset request from the INITX pin
- Power on reset
- Software reset
- Watchdog timer reset
- Low-voltage detection reset
- Clock supervisor reset

Clock Supervisor (CSV)

The Clock Supervisor monitors the failure of external clocks with a clock generated by a built-in CR oscillator.

- If an external clock failure (clock stop) is detected, a reset is asserted.
- If an external frequency anomaly is detected, an interrupt or a reset is asserted.

Low-voltage Detector (LVD)

This series monitors the voltage on the VCC pin with a 2-stage mechanism. When the voltage falls below a designated voltage, the Low-voltage Detector generates an interrupt or a reset.

- LVD1: error reporting via an interrupt
- LVD2: auto-reset operation

Low Power Consumption Mode

This series has four low power consumption modes.

- SLEEP
- **■** TIMER
- RTC
- STOP

Peripheral Clock Gating

The system can reduce the current consumption of the total system with gating the operation clocks of peripheral functions not used.

Debug

- Serial Wire Debug Port (SW-DP)
- Micro Trace Buffer (MTB)

Unique ID

A 41-bit unique value of the device has been set.

Power Supply

Wide voltage range: VCC = 2.7 V to 5.5 V



3. Product Lineup

Memory size

| Product name | S6E1A11B0A S6E1A11C0A | S6E1A12B0A S6E1A12C0A | |
|----------------------|--------------------------|--------------------------|--|
| On-chip Flash memory | 56 Kbyte | 88 Kbyte | |
| On-chip SRAM | 6 Kbyte | 6 Kbyte | |

Function

| Product name | | | S6E1A11B0A S6E1A12B0A | S6E1A11C0A S6E1A12C0A | | |
|-----------------------------|--------------------|----------------|--------------------------|--------------------------|--|--|
| Pin count | | | 32 | 48/52 | | |
| ODLI | | | Cortex-M0 | + | | |
| CPU | Frequency | | 40 MHz | | | |
| Power supply v | oltage range | | 2.7 V to 5.5 | V | | |
| DMAC | | | 2 ch. | | | |
| Multi-function S | erial Interface | | 3 ch. (Max | () | | |
| (UART/CSIO/I ² | C) | | ch.0/ch.1/ch.3: | FIFO | | |
| Base Timer | | | 4 ch. (Max | | | |
| (PWC/Reload ti | mer/PWM/PPG) | | 4 Cii. (Iviax | | | |
| | A/D start compare | 6 ch. | | | | |
| | Input capture | 4 ch. | | | | |
| Multi-function | Free-run timer | 3 ch. | 1 unit | | | |
| Timer | Output compare | 6 ch. | | | | |
| | Waveform generator | 3 ch. | | | | |
| | PPG | 3 ch. | | | | |
| QPRC | | | 1 ch. | | | |
| Dual Timer | | | 1 unit | | | |
| Real-time Clock | (| | 1 unit | | | |
| Watch Counter | | | 1 unit | | | |
| Watchdog timer | • | | 1 ch. (SW) + 1 cl | n. (HW) | | |
| External Interru | pt | | 8 pins (Max) + N | IMI × 1 | | |
| I/O port | | | 23 pins (Max) | 37 pins (Max) | | |
| 12-bit A/D converter | | 5 ch. (1 unit) | 8 ch. (1 unit) | | | |
| CSV (Clock Supervisor) | | | Yes | | | |
| LVD (Low-voltage Detection) | | | 2 ch. | | | |
| Duilt in CD | High-speed | | 4 MHz | | | |
| Built-in CR | Low-speed | | 100 kHz | | | |
| Debug Function | | | SW-DP | | | |
| Unique ID | | | Yes | | | |

Note:

 All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use the port relocate function of the I/O port according to your function use.

See "14. ELECTRICAL CHARACTERISTICS 14.4 AC Characteristics 14.4.3 Built-in CR Oscillation Characteristics" for accuracy of built-in CR.



4. Packages

| | Product name | S6E1A11B0A | S6E1A11C0A |
|----------------------------------|--------------|------------|------------|
| Package | | S6E1A12B0A | S6E1A12C0A |
| LQFP: FPT-32P-M30 (0.80 mm | pitch) | O | - |
| QFN: LCC-32P-M73 (0.50 mm pitch) | | O | - |
| LQFP: FPT-48P-M49 (0.50 mm | pitch) | - | 0 |
| QFN: LCC-48P-M74 (0.50 mm pitch) | | = | 0 |
| LQFP: FPT-52P-M02 (0.65 mm | pitch) | - | 0 |

O: Available


Note:

- See "16. Package Dimensions" for detailed information on each package.



5. Pin Assignment


FPT-32P-M30



Note:




LCC-32P-M73



Note:




FPT-48P-M49



Note:




LCC-48P-M74



Note:



FPT-52P-M02



Note:



6. List of Pin Functions

List of pin numbers

| | Pin no. | | | | | |
|---------|---------|---------|----------|------------------|----------------|--|
| LQFP-52 | LQFP-48 | LQFP-32 | Pin name | I/O circuit type | Pin state type | |
| | QFN-48 | QFN-32 | | | | |
| 1 | 1 | - | VCC | - | T | |
| | | | P50 | | | |
| | | | INT00_0 | | | |
| 2 | 2 | - | AIN0_2 | * | J | |
| | | | SIN3_1 | | | |
| | | | IC01_0 | | | |
| | | | P51 | | | |
| 3 | 3 | | INT01_0 | l* | | |
| 3 | 3 | - | BIN0_2 | 1 | J | |
| | | | SOT3_1 | | | |
| | | | P52 | | | |
| | 4 | | INT02_0 | | | |
| 4 | | - | ZIN0_2 | · I* | J | |
| | | | SCK3_1 | | | |
| | 5 | | | P39 | | |
| 6 | | - | DTTI0X_0 | E | 1 | |
| | | | ADTG_2 | | | |
| | | | P3A | | | |
| | | | RTO00_0 | | | |
| | | | TIOA0_1 | | | |
| | | | AIN0_3 | | | |
| 7 | 6 | 1 | SUBOUT_2 | F | J | |
| | | | RTCCO_2 | | | |
| | | | INT03_0 | | | |
| | | | SCK0_2 | | | |
| | | | P3B | | | |
| | | | RTO01_0 | | | |
| | | | TIOA1_1 | | | |
| 8 | 7 | 2 | BIN0_3 | F | J | |
| - | | _ | SOT0_2 | · | | |
| | | | INT04_0 | | | |
| | | | | • | | |
| | | | SCS31_2 | | | |



| | Pin no. | | | | | |
|---------|-------------------|-------------------|----------|------------------|----------------|---|
| LQFP-52 | LQFP-48 QFN-48 | LQFP-32 QFN-32 | Pin name | I/O circuit type | Pin state type | |
| | | | P3C | | | |
| | | | RTO02_0 | | | |
| | | | TIOA2_1 | | | |
| 9 | 8 | 3 | ZIN0_3 | F | J | |
| | | | SIN0_2 | | | |
| | | | INT05_0 | | | |
| | | | SCS30_2 | | | |
| | | | P3D | | | |
| | | | RTO03_0 | | | |
| | _ | | TIOA3_1 | _ | | |
| 10 | 9 | 4 | INT06_0 | - F | J | |
| | | | AINO_0 | | | |
| | | | SCK3_2 | | | |
| | | | P3E | | | |
| | 10 | | RTO04_0 | | | |
| | | | TIOA0_0 | _ | | |
| 11 | | 5 | BIN0_0 | F | J | |
| | | | SOT3_2 | | | |
| | | | INT15_0 | | | |
| | 11 | | P3F | | | |
| | | | RTO05_0 | 1 | | |
| 12 | | 11 | 6 | TIOA1_0 | F | ı |
| | | | ZIN0_0 | | | |
| | | | SIN3_2 | | | |
| 13 | 12 | 7 | VSS | - | | |
| 14 | 13 | 8 | С | - | | |
| 15 | 14 | 9 | VCC | - | | |
| 40 | 45 | 40 | P46 | _ | _ | |
| 16 | 15 | 10 | X0A | - D | Е | |
| 4-7 | 40 | | P47 | - | _ | |
| 17 | 16 | 11 | X1A | - D | F | |
| 18 | 17 | 12 | INITX | В | С | |
| 40 | 10 | | P49 | _ | | |
| 19 | 18 | - | TIOB0_0 | E | I | |
| 00 | 40 | | P4A | _ | | |
| 20 | 19 | - | TIOB1_0 | - E | I | |
| | | | PE0 | | | |
| • | | | ADTG_1 | 1 _ | | |
| 22 | 20 | 13 | DTTI0X_1 | С | J | |
| | | | INT02_2 | 1 | | |



| | Pin no. | | | | | | |
|---------|---------|----------|----------|------------------|----------------|--|--|
| LQFP-52 | LQFP-48 | LQFP-32 | Pin name | I/O circuit type | Pin state type | | |
| | QFN-48 | QFN-32 | MDo | | | | |
| 23 | 21 | 14 | MD0 | J | D | | |
| 24 | 22 | 15 | PE2 | Α | А | | |
| | | | X0 | | | | |
| 25 | 23 | 16 | PE3 | Α | В | | |
| | | | X1 | | | | |
| 26 | 24 | 17 | VSS | - | | | |
| 27 | 25 | - | P10 | G | К | | |
| | | | AN00 | | | | |
| | | | P11 | | | | |
| | | | AN01 | | | | |
| 28 | 26 | 18 | SIN1_1 | H* | L | | |
| | | | INT02_1 | | | | |
| | | | FRCK0_2 | | | | |
| | | | IC02_0 | | | | |
| | | | P12 | | | | |
| | 27 | 19 | AN02 | H* | L | | |
| 29 | | | SOT1_1 | | | | |
| | | | IC00_2 | | | | |
| | | | INT01_1 | | | | |
| | 28 | | | | P13 | | |
| | | | | AN03 | | | |
| | | | | SCK1_1 | | | |
| 30 | | 20 | SUBOUT_1 | H* | L | | |
| | | | | IC01_2 | | | |
| | | | | RTCCO_1 | | | |
| | | | INT00_1 | | | | |
| | | | P14 | | | | |
| | | | AN04 | 1 | | | |
| | | | SIN0_1 | | | | |
| 31 | 29 | - | SCS10_1 | H* | L | | |
| | | | INT03_1 | | | | |
| | | | IC02_2 | | | | |
| | | | P15 | | | | |
| | | | AN05 | | | | |
| | | | SOT0_1 | | | | |
| 32 | 30 | - | SCS11_1 | H* | L | | |
| | | | IC03_2 | | | | |
| | | | INT15_2 | | | | |
| 33 | 31 | 21 | AVCC | - | I | | |
| 34 | 32 | <u> </u> | AVRH | _ | | | |



| Pin no. | | | | | | |
|---------|-------------------|-------------------|----------|------------------|----------------|--|
| LQFP-52 | LQFP-48 QFN-48 | LQFP-32 QFN-32 | Pin name | I/O circuit type | Pin state type | |
| 35 | 33 | 22 | AVSS | - | | |
| | | | P23 | | | |
| | | | AN06 | | | |
| | | | SCK0_0 | | | |
| 37 | 34 | 23 | TIOA2_0 | G | L | |
| | | | IC02_1 | | | |
| | | | AIN0_1 | | | |
| | | | INT04_1 | | | |
| | | | P22 | | | |
| | | | AN07 | | | |
| | | | SOT0_0 | | | |
| 38 | 35 | 24 | TIOB2_0 | G | L | |
| | | | IC03_1 | | | |
| | | | ZIN0_1 | | | |
| | | | INT05_1 | | | |
| | 36 | | | P21 | | |
| | | | SINO_0 | | | |
| | | | INT06_1 | | | |
| 39 | | 25 | TIOB1_1 | E | J | |
| | | | | IC01_1 | | |
| | | | BIN0_1 | 1 | | |
| | | | FRCK0_0 | | | |
| 41 | 37 | - | P00 | E | I | |
| 40 | 00 | 00 | P01 | - | | |
| 42 | 38 | 26 | SWCLK | E | Н | |
| 43 | 39 | - | P02 | E | I | |
| 44 | 40 | 07 | P03 | - | | |
| 44 | 40 | 27 | SWDIO | E | Н | |
| | | | P04 | | | |
| | | | SCK3_0 | | | |
| 45 | 41 | 28 | INT03_2 | I* | J | |
| | | | TIOB0_1 | | | |
| | | | IGTRG0_1 | | | |
| | | | P0F | | | |
| | | | NMIX | | | |
| 46 | 42 | 29 | SUBOUT_0 | E | G | |
| | | | CROUT_1 | | | |
| | | | RTCCO_0 | | | |



| | Pin no. | | | | | |
|------------|-------------------|-------------------|----------|------------------|----------------|--|
| LQFP-52 | LQFP-48 QFN-48 | LQFP-32 QFN-32 | Pin name | I/O circuit type | Pin state type | |
| | | | P61 | | | |
| | | | SOT3_0 | | | |
| 47 | 43 | 30 | TIOB2_2 | l* | I | |
| | | | DTTI0X_2 | | | |
| | | | SCS11_2 | | | |
| | | | P60 | | | |
| | 44 | 31 | SIN3_0 | | | |
| | | | TIOA2_2 | l* | | |
| 48 | | | INT15_1 | | J | |
| | | | IC00_0 | | | |
| | | | IGTRG0_0 | | | |
| | | | SCS10_2 | | | |
| | 45 | | P80 | | | |
| 49 | | - | SCK1_2 | К | I | |
| | | | FRCK0_1 | | | |
| 50 | 46 | _ | P81 | К | ı | |
| 30 | 40 | _ | SOT1_2 | K | ' | |
| 51 | 47 | _ | P82 | К | ı | |
| | 4/ | - | SIN1_2 | | • | |
| 52 | 48 | 32 | VSS | - | | |
| 5,21,36,40 | - | - | NC | - | | |

^{*: 5}V tolerant I/O



List of pin functions

| | | | Pin no. | | | |
|---------------|----------|---|---------|---------|---------|--|
| Pin function | Pin name | Function description | LQFP-52 | LQFP-48 | LQFP-32 | |
| | | | EQTT-32 | QFN-48 | QFN-32 | |
| _ | ADTG_1 | A/D converter external trigger | 22 | 20 | 13 | |
| | ADTG_2 | input pin | 6 | 5 | - | |
| | AN00 | | 27 | 25 | - | |
| | AN01 | | 28 | 26 | 18 | |
| ADC | AN02 | | 29 | 27 | 19 | |
| ADC | AN03 | A/D converter analog input pin. | 30 | 28 | 20 | |
| <u> </u> | AN04 | ANxx describes ADC ch.xx. | 31 | 29 | - | |
| <u> </u> | AN05 | | 32 | 30 | - | |
| <u> </u> | AN06 | | 37 | 34 | 23 | |
| <u> </u> | AN07 | | 38 | 35 | 24 | |
| | TIOA0_0 | D 1 0.7104 : | 11 | 10 | 5 | |
| . | TIOA0_1 | Base timer ch.0 TIOA pin | 7 | 6 | 1 | |
| Base Timer 0 | TIOB0_0 | Page times at 2 TIOP air | 19 | 18 | - | |
| | TIOB0_1 | Base timer ch.0 TIOB pin | 45 | 41 | 28 | |
| | TIOA1_0 | Describerar de 4 TIOA min | 12 | 11 | 6 | |
| Dana Tinana 4 | TIOA1_1 | Base timer ch.1 TIOA pin | 8 | 7 | 2 | |
| Base Timer 1 | TIOB1_0 | D. C. LATION : | 20 | 19 | - | |
| | TIOB1_1 | Base timer ch.1 TIOB pin | 39 | 36 | 25 | |
| | TIOA2_0 | | 37 | 34 | 23 | |
| | TIOA2_1 | Base timer ch.2 TIOA pin | 9 | 8 | 3 | |
| Base Timer 2 | TIOA2_2 | | 48 | 44 | 31 | |
| | TIOB2_0 | D. V. LOTION : | 38 | 35 | 24 | |
| | TIOB2_2 | Base timer ch.2 TIOB pin | 47 | 43 | 30 | |
| Base Timer 3 | TIOA3_1 | Base timer ch.3 TIOA pin | 10 | 9 | 4 | |
| | SWCLK | Serial wire debug interface clock input pin | 42 | 38 | 26 | |
| Debugger | SWDIO | Serial wire debug interface data input / output pin | 44 | 40 | 27 | |



| | | | | Pin no. | | | |
|--------------|----------|---|---------|---------|---------|--|--|
| Pin function | Pin name | Function description | LQFP-52 | LQFP-48 | LQFP-32 | | |
| | | | | QFN-48 | QFN-32 | | |
| | INT00_0 | External interrupt request 00 input pin | 2 | 2 | - | | |
| | INT00_1 | | 30 | 28 | 20 | | |
| | INT01_0 | External interrupt request 01 input pin | 3 | 3 | - | | |
| | INT01_1 | | 29 | 27 | 19 | | |
| | INT02_0 | | 4 | 4 | - | | |
| | INT02_1 | External interrupt request 02 input pin | 28 | 26 | 18 | | |
| | INT02_2 | | 22 | 20 | 13 | | |
| | INT03_0 | | 7 | 6 | 1 | | |
| | INT03_1 | External interrupt request 03 input pin | 31 | 29 | - | | |
| External | INT03_2 | | 45 | 41 | 28 | | |
| Interrupt | INT04_0 | External interrupt request 04 input pin | 8 | 7 | 2 | | |
| | INT04_1 | External interrupt request 04 input pin | 37 | 34 | 23 | | |
| | INT05_0 | External interrupt request 05 input pin | 9 | 8 | 3 | | |
| | INT05_1 | External interrupt request os input pin | 38 | 35 | 24 | | |
| | INT06_0 | Future all interment required OC insultaria | 10 | 9 | 4 | | |
| | INT06_1 | External interrupt request 06 input pin | 39 | 36 | 25 | | |
| | INT15_0 | | 11 | 10 | 5 | | |
| | INT15_1 | External interrupt request 15 input pin | 48 | 44 | 31 | | |
| | INT15_2 | | 32 | 30 | - | | |
| | NMIX | Non-Maskable Interrupt input pin | 46 | 42 | 29 | | |
| | P00 | | 41 | 37 | - | | |
| | P01 | | 42 | 38 | 26 | | |
| | P02 | | 43 | 39 | - | | |
| | P03 | General-purpose I/O port 0 | 44 | 40 | 27 | | |
| | P04 | | 45 | 41 | 28 | | |
| | P0F | | 46 | 42 | 29 | | |
| | P10 | | 27 | 25 | - | | |
| | P11 | | 28 | 26 | 18 | | |
| | P12 | | 29 | 27 | 19 | | |
| | P13 | General-purpose I/O port 1 | 30 | 28 | 20 | | |
| | P14 | | 31 | 29 | - | | |
| GPIO | P15 | | 32 | 30 | - | | |
| | P21 | | 39 | 36 | 25 | | |
| - | P22 | General-purpose I/O port 2 | 38 | 35 | 24 | | |
| - | P23 | | 37 | 34 | 23 | | |
| - | P39 | | 6 | 5 | - | | |
| - | P3A | | 7 | 6 | 1 | | |
| - | P3B | 1 | 8 | 7 | 2 | | |
| - | P3C | General-purpose I/O port 3 | 9 | 8 | 3 | | |
| - | P3D | 1 | 10 | 9 | 4 | | |
| - | P3E | 1 | 11 | 10 | 5 | | |
| - | P3F | † | 12 | 11 | 6 | | |



| | | | Pin no. | | | |
|----------------------------|--------------------|--|---------|-------------------|-------------------|--|
| Pin function | Pin name | Function description | LQFP-52 | LQFP-48 QFN-48 | LQFP-32 QFN-32 | |
| | P46 | | 16 | 15 | 10 | |
| Ī | P47 | T | 17 | 16 | 11 | |
| Ī | P49 | General-purpose I/O port 4 | 19 | 18 | - | |
| Ī | P4A | 1 | 20 | 19 | - | |
| Ī | P50 | | 2 | 2 | - | |
| Ī | P51 | General-purpose I/O port 5 | 3 | 3 | - | |
| | P52 | | 4 | 4 | - | |
| GPIO | P60 | | 48 | 44 | 31 | |
| | P61 | General-purpose I/O port 6 | 47 | 43 | 30 | |
| | P80 | | 49 | 45 | - | |
| | P81 | General-purpose I/O port 8 | 50 | 46 | - | |
| | P82 | | 51 | 47 | - | |
| | PE0* | | 22 | 20 | 13 | |
| | PE2 | General-purpose I/O port E | 24 | 22 | 15 | |
| | PE3 | - | 25 | 23 | 16 | |
| | SIN0_0 | | 39 | 36 | 25 | |
| | SIN0_1 | Multi-function serial interface ch.0 input pin | 31 | 29 | - | |
| | SIN0_2 | <u> </u> | 9 | 8 | 3 | |
| | SOT0_0 | | | 0.5 | 0.4 | |
| | (SDA0_0) | Multi-function serial interface ch.0 output pin. This pin operates as SOT0 when used as a | 38 | 35 | 24 | |
| Multi-function | SOT0_1 | UART/CSIO/LIN pin (operation mode 0 to 3) | 32 | 30 | _ | |
| Serial 0 | (SDA0_1) | and as SDA0 when used as an I ² C pin | | | | |
| | SOT0_2 (SDA0_2) | (operation mode 4). | 8 | 7 | 2 | |
| | SCK0_0 (SCL0_0) | Multi-function serial interface ch.0 clock I/O pin. This pin operates as SCK0 when used as a | 37 | 34 | 23 | |
| | SCK0_2 (SCL0_2) | CSIO pin (operation mode 2) and as SCL0 when used as an I ² C pin (operation mode 4). | 7 | 6 | 1 | |
| | SIN1_1 | | 28 | 26 | 18 | |
| | SIN1_2 | Multi-function serial interface ch.1 input pin | 51 | 47 | - | |
| | SOT1_1 (SDA1_1) | Multi-function serial interface ch.1 output pin. This pin operates as SOT1 when used as a | 29 | 27 | 19 | |
| | SOT1_2 (SDA1_2) | UART/CSIO/LIN pin (operation mode 0 to 3) and as SDA1 when used as an I ² C pin (operation mode 4). | 50 | 46 | - | |
| Multi-function Serial 1 | SCK1_1 (SCL1_1) | Multi-function serial interface ch.1 clock I/O pin. This pin operates as SCK1 when used as a | 30 | 28 | 20 | |
| | SCK1_2 (SCL1_2) | CSIO pin (operation mode 2) and as SCL1 when used as an I ² C pin (operation mode 4). | 49 | 45 | - | |
| Ī | SCS10_1 | Multi-function serial interface ch.1 serial chip | 31 | 29 | - | |
| Ī | SCS10_2 | select 0 output/input pin. | 48 | 44 | 31 | |
| | SCS11_1 | Multi-function serial interface ch.1 serial chip | 32 | 30 | - | |
| ļ | SCS11_2 | select 1 output pin. | 47 | 43 | 30 | |





| | | Function description | Pin no. | | |
|--------------------|---|---|---------|-------------------|-------------------|
| Pin function | Pin name | | LQFP-52 | LQFP-48 QFN-48 | LQFP-32 QFN-32 |
| | SIN3_0 | Multi-function serial interface ch.3 input pin | 48 | 44 | 31 |
| | SIN3_1 | | 2 | 2 | - |
| | SIN3_2 | | 12 | 11 | 6 |
| | SOT3_0 (SDA3_0) | Multi-function serial interface ch.3 output pin. | 47 | 43 | 30 |
| | _ | | 3 | 3 | - |
| Multi- function | | | 11 | 10 | 5 |
| Serial 3 | _ | | 45 | 41 | 28 |
| | SCK3_1 This pin operates as SCK3 when used as a (SCL3_1) CSIO (operation mode 2) and as SCL3 when | 4 | 4 | - | |
| | SCK3_2 (SCL3_2) | used as an I ² C pin (operation mode 4). | 10 | 9 | 4 |
| | SCS30_2 | Multi-function serial interface ch.3 serial chip select 0 input/output pin. | 9 | 8 | 3 |
| | SCS31_2 | Multi-function serial interface ch.3 serial chip select 1 output pin. | 8 | 7 | 2 |

DataSheet

| | | | Pin no. | | |
|----------------|----------------------|--|---------|---------|---------|
| Pin function | Pin name | Function description | | LQFP-48 | LQFP-32 |
| | | | LQFP-52 | QFN-48 | QFN-32 |
| | DTTI0X_0 | Input signal of waveform generator controlling | 6 | 5 | - |
| | DTTI0X_1 | RTO00 to RTO05 outputs of Multi-function | 22 | 20 | 13 |
| | DTTI0X_2 | Timer 0. | 47 | 43 | 30 |
| | FRCK0_0 | 16-bit free-run timer ch.0 external clock input pin. | 39 | 36 | 25 |
| | FRCK0_1 | | 49 | 45 | - |
| | FRCK0_2 | | 28 | 26 | 18 |
| | IC00_0 | | 48 | 44 | 31 |
| | IC00_2 | | 29 | 27 | 19 |
| | IC01_0 | | 2 | 2 | - |
| | IC01_1 | | 39 | 36 | 25 |
| | IC01_2 | 16-bit input capture input pin of Multi-function | 30 | 28 | 20 |
| | IC02_0 | timer 0. ICxx describes channel number. | 28 | 26 | 18 |
| | IC02_1 | TOXX describes charmer number. | 37 | 34 | 23 |
| | IC02_2 | | 31 | 29 | - |
| | IC03_1 | | 38 | 35 | 24 |
| | IC03_2 | | 32 | 30 | - |
| Multi-function | RTO00_0 (PPG00_0) | Waveform generator output pin of Multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output mode. | 7 | 6 | 1 |
| Timer 0 | RTO01_0 (PPG00_0) | Waveform generator output pin of Multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output mode. | 8 | 7 | 2 |
| | RTO02_0 (PPG02_0) | Waveform generator output pin of Multi-function timer 0. This pin operates as PPG02 when it is used in PPG0 output mode. | 9 | 8 | 3 |
| | RTO03_0 (PPG02_0) | Waveform generator output pin of Multi-function timer 0. This pin operates as PPG02 when it is used in PPG0 output mode. | 10 | 9 | 4 |
| | RTO04_0 (PPG04_0) | Waveform generator output pin of Multi-function timer 0. This pin operates as PPG04 when it is used in PPG0 output mode. | 11 | 10 | 5 |
| | RTO05_0 (PPG04_0) | Waveform generator output pin of Multi-function timer 0. This pin operates as PPG04 when it is used in PPG0 output mode. | 12 | 11 | 6 |
| | IGTRG0_0 | PPG IGBT mode external trigger input pin | 48 | 44 | 31 |
| | IGTRG0_1 | | 45 | 41 | 28 |




| | | | Pin no. | | | |
|-----------------|----------|---|---------|---------|---------|--|
| Pin function | Pin name | Function description | LQFP-52 | LQFP-48 | LQFP-32 | |
| | | | | QFN-48 | QFN-32 | |
| _ | AIN0_0 | - QPRC ch.0 AIN input pin | 10 | 9 | 4 | |
| | AIN0_1 | | 37 | 34 | 23 | |
| | AIN0_2 | | 2 | 2 | - | |
| | AIN0_3 | | 7 | 6 | 1 | |
| Quadrature | BIN0_0 | - QPRC ch.0 BIN input pin | 11 | 10 | 5 | |
| Position/ | BIN0_1 | | 39 | 36 | 25 | |
| Revolution | BIN0_2 | | 3 | 3 | - | |
| Counter | BIN0_3 | | 8 | 7 | 2 | |
| | ZIN0_0 | | 12 | 11 | 6 | |
| | ZIN0_1 | ODDO sk o ZIN i sost sis | 38 | 35 | 24 | |
| | ZIN0_2 | QPRC ch.0 ZIN input pin | 4 | 4 | - | |
| | ZIN0_3 | 7 | 9 | 8 | 3 | |
| | RTCCO_0 | | 46 | 42 | 29 | |
| | RTCCO_1 | 0.5-seconds pulse output pin of Real-time clock | 30 | 28 | 20 | |
| Real-time | RTCCO_2 | 1 | 7 | 6 | 1 | |
| clock | SUBOUT_0 | Sub clock output pin | 46 | 42 | 29 | |
| | SUBOUT_1 | | 30 | 28 | 20 | |
| | SUBOUT_2 | | 7 | 6 | 1 | |
| RESET | INITX | External Reset Input pin. A reset is valid when INITX="L". | 18 | 17 | 12 | |
| Mode | MD0 | Mode 0 pin. During normal operation, input MD0="L". During serial programming to Flash memory, input MD0="H". | 23 | 21 | 14 | |
| | VCC | Power supply pin | 1 | 1 | - | |
| POWER | VCC | Power supply pin | 15 | 14 | 9 | |
| | VSS | GND pin | 13 | 12 | 7 | |
| GND | VSS | GND pin | 26 | 24 | 17 | |
| | VSS | GND pin | 52 | 48 | 32 | |
| | X0 | Main clock (oscillation) input pin | 24 | 22 | 15 | |
| | X0A | Sub clock (oscillation) input pin | 16 | 15 | 10 | |
| | X1 | Main clock (oscillation) I/O pin | 25 | 23 | 16 | |
| CLOCK | X1A | Sub clock (oscillation) I/O pin | 17 | 16 | 11 | |
| | CROUT_1 | Built-in high-speed CR oscillation clock output port | 46 | 42 | 29 | |
| | AVCC | A/D converter analog power supply pin | 33 | 31 | 21 | |
| Analog POWER | AVRH | A/D converter analog reference voltage input pin | 34 | 32 | - | |
| Analog GND | AVSS | A/D converter analog reference voltage input pin | 35 | 33 | 22 | |
| C pin | С | Power supply stabilization capacitance pin | 14 | 13 | 8 | |

^{*:} PE0 is an open drain pin, cannot output high.



7. I/O Circuit Type





| Туре | Circuit | Remarks |
|------|--|---|
| С | N-ch Digital input Digital output | Open drain output CMOS level hysteresis input |
| D | R P-ch Digital output Pull-up resistor control Standby mode control Standby mode control Digital input Standby mode control Digital output N-ch Digital output Pull-up resistor control Pull-up resistor control | It is possible to select the sub oscillation / GPIO function When the sub oscillation is selected. Oscillation feedback resistor: Approximately 5MΩ With standby mode control When the GPIO is selected. CMOS level output. CMOS level hysteresis input With pull-up resistor control With standby mode control Pull-up resistor : Approximately 50kΩ I _{OH} = -4mA, I _{OL} = 4mA |



| Туре | Circuit | Remarks |
|------|--|--|
| Е | P-ch Digital output N-ch Digital output Pull-up resistor control Standby mode control | CMOS level output CMOS level hysteresis input With pull-up resistor control With standby mode control Pull-up resistor Approximately 50kΩ I_{OH}= -4mA, I_{OL}= 4mA When this pin is used as an I²C pin, the digital output P-ch transistor is always off |
| F | P-ch Digital output N-ch Digital output Pull-up resistor control Standby mode control | CMOS level output CMOS level hysteresis input With pull-up resistor control With standby mode control Pull-up resistor : Approximately 50kΩ I_{OH}= -12mA, I_{OL}= 12mA When this pin is used as an I²C pin, the digital output P-ch transistor is always off |



| Туре | Circuit | Remarks |
|------|---|--|
| G | P-ch Digital output R Pull-up resistor control Digital input Standby mode control Analog input Input control | CMOS level output CMOS level hysteresis input With input control Analog input With pull-up resistor control With standby mode control Pull-up resistor Approximately 50kΩ I_{OH}= -4mA, I_{OL}= 4mA When this pin is used as an I²C pin, the digital output P-ch transistor is always off |
| Н | P-ch Digital output R Pull-up resistor control Standby mode control Analog input Input control | CMOS level output CMOS level hysteresis input With input control Analog input 5V tolerant With pull-up resistor control With standby mode control Pull-up resistor Approximately 50kΩ I_{OH}= -4mA, I_{OL}= 4mA Available to control of PZR registers. When this pin is used as an I²C pin, the digital output P-ch transistor is always off |



| Туре | Circuit | Remarks |
|------|---|---|
| I | P-ch Digital output R Pull-up resistor control Digital input Standby mode control | CMOS level output CMOS level hysteresis input 5V tolerant With pull-up resistor control With standby mode control Pull-up resistor Approximately 50kΩ I_{OH}= -4mA, I_{OL}= 4mA Available to control PZR registers When this pin is used as an I²C pin, the digital output P-ch transistor is always off |
| J | Mode input | CMOS level hysteresis input |
| К | P-ch Digital output R Digital output Standby mode control | CMOS level output CMOS level hysteresis input With standby mode control I_{OH}= -4mA, I_{OL}= 4mA When this pin is used as an I²C pin, the digital output P-ch transistor is always off |



8. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Spansion semiconductor devices.

8.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

1. Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

2. Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device.

Therefore, avoid this type of connection.

3. Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

Code: DS00-00004-2Ea



Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- 1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- 2. Be sure that abnormal current flows do not occur during the power-on sequence.

Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Precautions Related to Usage of Devices

Spansion semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

8.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Spansion's recommended conditions. For detailed information about mount conditions, contact your sales representative.

Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Spansion recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.



Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Spansion recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Spansion ranking of recommended conditions.

Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- 1. Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- 2. Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.
 - When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- When necessary, Spansion packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- 4. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Spansion recommended conditions for baking.

Condition: 125°C/24 h

Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- 1. Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- 2. Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- 3. Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 $M\Omega$).
 - Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- 4. Ground all fixtures and instruments, or protect with anti-static measures.
- 5. Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.



8.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

1. Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

2. Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

3. Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

4. Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

5. Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Spansion products in other special environmental conditions should consult with sales representatives.

Please check the latest handling precautions at the following URL.

http://www.spansion.com/fjdocuments/fj/datasheet/e-ds/DS00-00004.pdf



9. Handling Devices

Power supply pins

In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. However, all of these pins should be connected externally to the power supply or ground lines in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with each Power supply pin and GND pin of this device at low impedance. It is also advisable that a ceramic capacitor of approximately 0.1 μ F be connected as a bypass capacitor between each Power supply pin and GND pin near this device.

Stabilizing supply voltage

A malfunction may occur when the power supply voltage fluctuates rapidly even though the fluctuation is within the recommended operating conditions of the VCC power supply voltage. As a rule, with voltage stabilization, suppress the voltage fluctuation so that the fluctuation in VCC ripple (peak-to-peak value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the VCC value in the recommended operating conditions, and the transient fluctuation rate does not exceed 0.1 V/µs when there is a momentary fluctuation on switching the power supply.

Crystal oscillator circuit

Noise near the X0/X1 and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1, X0A/X1A pins, the crystal oscillator, and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended that the PC board artwork be designed such that the X0/X1 and X0A/X1A pins are surrounded by ground plane as this is expected to produce stable operation.

Evaluate oscillation of your using crystal oscillator by your mount board.

Sub crystal oscillator

This series sub oscillator circuit is low gain to keep the low current consumption. The crystal oscillator to fill the following conditions is recommended for sub crystal oscillator to stabilize the oscillation.

Surface mount type

Size: More than 3.2mm x 1.5mm

Load capacitance: Approximately 6pF to 7pF

■ Lead type

36


Load capacitance: Approximately 6pF to 7pF



Using an external clock

When using an external clock as an input of the main clock, set X0/X1 to the external clock input, and input the clock to X0. X1(PE3) can be used as a general-purpose I/O port.

Similarly, when using an external clock as an input of the sub clock, set X0A/X1A to the external clock input, and input the clock to X0A. X1A (P47) can be used as a general-purpose I/O port.




Handling when using Multi-function serial pin as I²C pin

If it is using the multi-function serial pin as I^2C pins, P-ch transistor of digital output is always disabled. However, I^2C pins need to keep the electrical characteristic like other pins and not to connect to the external I^2C bus system with power OFF.

C Pin

This series contains the regulator. Be sure to connect a smoothing capacitor (C_s) for the regulator between the C pin and the GND pin. Please use a ceramic capacitor or a capacitor of equivalent frequency characteristics as a smoothing capacitor.

However, some laminated ceramic capacitors have the characteristics of capacitance variation due to thermal fluctuation (F characteristics and Y5V characteristics). Please select the capacitor that meets the specifications in the operating conditions to use by evaluating the temperature characteristics of a capacitor. A smoothing capacitor of about 4.7µF would be recommended for this series.



Mode pins (MD0)

Connect the MD pin (MD0) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistance stays low, as well as the distance between the mode pins and VCC pins or VSS pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise.



Notes on power-on

Turn power on/off in the following order or at the same time.

Turning on : $VCC \rightarrow AVCC \rightarrow AVRH$ Turning off : $AVRH \rightarrow AVCC \rightarrow VCC$

Serial Communication

There is a possibility to receive wrong data due to the noise or other causes on the serial communication. Therefore, design a printed circuit board so as to avoid noise.

Consider the case of receiving wrong data due to noise, perform error detection such as by applying a checksum of data at the end. If an error is detected, retransmit the data.

Differences in features among the products with different memory sizes and between Flash memory products and MASK products

The electric characteristics including power consumption, ESD, latch-up, noise characteristics, and oscillation characteristics among the products with different memory sizes and between Flash memory products and MASK products are different because chip layout and memory structures are different.

If you are switching to use a different product of the same series, please make sure to evaluate the electric characteristics.

Pull-Up function of 5V tolerant I/O

Please do not input the signal more than VCC voltage at the time of Pull-Up function use of 5V tolerant I/O.


Handling when using debug pins

When debug pins (SWDIO/SWCLK) are set to GPIO or other peripheral functions, only set them as output, do not set them as input.

38



10. Block Diagram




11. Memory Size

See "Memory size" in "3. Product Lineup" to confirm the memory size.



12. Memory Map

Memory map (1)





Memory map (2)

| İ | | | | |
|--------------------|--------------------------|----------------------------|--------------------------|--|
| | S6E1A12B0A S6E1A12C0A | | S6E1A11B0A S6E1A11C0A | |
| 0x2008_ | _0000 | 0x2008_0000 | | |
| | Reserved | | Reserved | |
| 0x2000_ | _1800 | 0x2000_1800 | | |
| 0x2000_ | SRAM 6K bytes | 0x2000_0000 | SRAM 6K bytes | |
| | Reserved | | Reserved | |
| 0x0010_ 0x0010_ | | 0x0010_0004 0x0010_0000 | | |
| 0×0001_ | Reserved | | Reserved | |
| | Flash 88K bytes | 0x0000_E000 | Flash 56Kbytes* | |
| | _0000 | 0x0000_0000 | | |

^{*:} See "S6E1A11/S6E1A12 Series Flash Programming Manual" to check details of the Flash memory.



Peripheral Address Map

| 1 21/4 | nerai Address Map | | |
|---------------|-------------------|-------|--|
| Start address | End address | Bus | Peripheral |
| 0x4000_0000 | 0x4000_0FFF | AHB | Flash memory I/F register |
| 0x4000_1000 | 0x4000_FFFF | AND | Reserved |
| 0x4001_0000 | 0x4001_0FFF | | Clock/Reset Control |
| 0x4001_1000 | 0x4001_1FFF | | Hardware Watchdog Timer |
| 0x4001_2000 | 0x4001_2FFF | A DDO | Software Watchdog Timer |
| 0x4001_3000 | 0x4001_4FFF | APB0 | Reserved |
| 0x4001_5000 | 0x4001_5FFF | | Dual-Timer Dual-Timer |
| 0x4001_6000 | 0x4001_FFFF | | Reserved |
| 0x4002_0000 | 0x4002_0FFF | | Multi-function Timer unit0 |
| 0x4002_1000 | 0x4002_3FFF | | Reserved |
| 0x4002_4000 | 0x4002_4FFF | | PPG |
| 0x4002_5000 | 0x4002_5FFF | | Base Timer |
| 0x4002_6000 | 0x4002_6FFF | | Quadrature Position/Revolution Counter |
| 0x4002_7000 | 0x4002_7FFF | | A/D Converter |
| 0x4002_8000 | 0x4002_DFFF | | Reserved |
| 0x4002_E000 | 0x4002_EFFF | | Built-in CR trimming |
| 0x4002_F000 | 0x4002_FFFF | | Reserved |
| 0x4003_0000 | 0x4003_0FFF | | External Interrupt Controller |
| 0x4003_1000 | 0x4003_1FFF | | Interrupt Request Batch-Read Function |
| 0x4003_2000 | 0x4003_2FFF | APB1 | Reserved |
| 0x4003_3000 | 0x4003_3FFF | | GPIO |
| 0x4003_4000 | 0x4003_4FFF | | Reserved |
| 0x4003_5000 | 0x4003_57FF | | Low-Voltage Detection |
| 0x4003_5800 | 0x4003_7FFF | | Reserved |
| 0x4003_8000 | 0x4003_8FFF | | Multi-function Serial Interface |
| 0x4003_9000 | 0x4003_9FFF | | Reserved |
| 0x4003_A000 | 0x4003_AFFF | | Watch Counter |
| 0x4003_B000 | 0x4003_BFFF | | Real-time clock |
| 0x4003_C000 | 0x4003_C0FF | | Low-speed CR Prescaler |
| 0x4003_C100 | 0x4003_C7FF | | Peripheral Clock Gating |
| 0x4003_C800 | 0x4003_FFFF | | Reserved |
| 0x4004_0000 | 0x4005_FFFF | | Reserved |
| 0x4006_0000 | 0x4006_0FFF | AHB | DMAC register |
| 0x4006_1000 | 0x41FF_FFFF | | Reserved |



13. Pin Status in Each CPU State

The terms used for pin status have the following meanings.

■ INITX=0

This is the period when the INITX pin is the "L" level.

■ INITX=1

This is the period when the INITX pin is the "H" level.

■ SPL=0

This is the status that the standby pin level setting bit (SPL) in the Standby Mode Control Register (STB_CTL) is set to "0".

■ SPL=1

This is the status that the standby pin level setting bit (SPL) in the Standby Mode Control Register (STB_CTL) is set to "1".

■ Input enabled

Indicates that the input function can be used.

■ Internal input fixed at "0"

This is the status that the input function cannot be used. Internal input is fixed at "L".

■ Hi-Z

Indicates that the pin drive transistor is disabled and the pin is put in the Hi-Z state.

■ Setting disabled

Indicates that the setting is disabled.

■ Maintain previous state

Maintains the state in which a pin was immediately prior to entering the current mode. If a built-in peripheral function is operating, the output follows the peripheral function. If the pin is being used as a port, that output is maintained.

■ Analog input is enabled

Indicates that the analog input is enabled.



44

List of Pin Status

| | | of Pin Status | | I | | | |
|-----------------|--|--|--|--|--|--|--|
| Pin status type | Function group | State upon power-on reset or low-voltage detection | State at INITX input | State upon device internal reset | State in Run mode or SLEEP mode | RTC m | MER mode, ode, or mode |
| Pin sta | | Power supply unstable | Power su | pply stable | Power supply stable | Power su | oply stable |
| | | - | INITX = 0 | INITX = 1 | INITX = 1 | INIT | X = 1 |
| | | - | - | - | - | SPL = 0 | SPL = 1 |
| | GPIO selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Hi-Z / Internal input fixed at "0" |
| Α | Main crystal oscillator input pin/ External main clock input selected | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled |
| | CDIO polostod | Setting | Setting | Cotting disabled | Maintain | Maintain | Hi-Z / Internal |
| | GPIO selected | disabled | disabled | Setting disabled | previous state | previous state | input fixed at "0" |
| | External main clock | Setting | Setting | Setting disabled | Maintain | Maintain | Hi-Z / Internal |
| | input selected | disabled | disabled | Setting disabled | previous state | previous state | input fixed at "0" |
| В | Main crystal oscillator output pin | Hi-Z / Internal input fixed at "0"/ Input enabled | Hi-Z / Internal input fixed at "0" | Hi-Z / Internal input fixed at "0" | Maintain previous state/When oscillation stops* ¹ , Hi-Z / Internal input | Maintain previous state/When oscillation stops*1, Hi-Z / Internal input | Maintain previous state/When oscillation stops*1, Hi-Z / Internal input |
| | | Dellara / Inna | Dellar / brast | Dellara (Ingert | fixed at "0" | fixed at "0" | fixed at "0" |
| С | INITX input pin | Pull-up / Input enabled | Pull-up / Input enabled | Pull-up / Input enabled | Pull-up / Input enabled | Pull-up / Input enabled | Pull-up / Input enabled |
| D | Mode input pin | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled |
| | GPIO selected | Setting | Setting | Setting disabled | Maintain | Maintain | Hi-Z / Internal |
| Е | Sub crystal oscillator input pin / External sub clock input selected | disabled Input enabled | disabled Input enabled | Input enabled | Input enabled | Input enabled | Input fixed at "0" |
| | GPIO selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Hi-Z / Internal input fixed at "0" |
| | External sub clock input selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Hi-Z / Internal input fixed at "0" |
| F | Sub crystal oscillator output pin | Hi-Z / Internal input fixed at "0"/ Input enabled | Hi-Z / Internal input fixed at "0" | Hi-Z / Internal input fixed at "0" | Maintain previous state | Maintain previous state/When oscillation stops*2, Hi-Z / Internal input fixed at "0" | Maintain previous state/When oscillation stops*2, Hi-Z / Internal input fixed at "0" |



| Pin status type | Function group | State upon power-on reset or low-voltage detection | State at INITX input | State upon device internal reset | State in Run mode or SLEEP mode | RTC m | MER mode, node, or ^o mode |
|-----------------|--|--|---|---|---|---|--|
| Pin sta | | Power supply unstable | Power su | pply stable | Power supply stable | Power su | pply stable |
| | | - | INITX = 0 | INITX = 1 | INITX = 1 | INIT | X = 1 |
| | | - | - | - | - | SPL = 0 | SPL = 1 |
| | NMIX selected | Setting disabled | Setting disabled | Setting disabled | | | Maintain previous state |
| G | Resource other than the above selected GPIO selected | Hi-Z | Hi-Z / Input enabled | Hi-Z / Input enabled | Maintain previous state | Maintain previous state | Hi-Z / Internal input fixed at "0" |
| | Serial wire debug selected | Hi-Z | Pull-up / Input enabled | Pull-up / Input enabled | Maintain | Maintain | Maintain previous state |
| Н | GPIO selected | Setting disabled | Setting disabled | Setting disabled | previous state | previous state | Hi-Z / Internal input fixed at "0" |
| | Resource selected | Hi-Z | Hi-Z / | Hi-Z / | Maintain | Maintain | Hi-Z / Internal |
| | GPIO selected | | Input enabled | Input enabled | previous state | previous state | input fixed at "0" |
| | External interrupt enabled selected | Setting disabled | Setting disabled | Setting disabled | | | Maintain previous state |
| J | Resource other than the above selected | Hi-Z | Hi-Z / | Hi-Z / Input enabled | Maintain previous state | Maintain previous state | Hi-Z / Internal input fixed at "0" |
| | GPIO selected | | mput onabioa | mpat onabioa | | | input iixou ut o |
| K | Analog input selected | Hi-Z | Hi-Z / Internal input fixed at "0" / Analog input enabled | Hi-Z / Internal input fixed at "0" / Analog input enabled |
| | Resource other than the above selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Hi-Z / Internal |
| | GPIO selected | disabled | disabled | | provious state | previous state | input iixeu at 0 |
| | Analog input selected | Hi-Z | Hi-Z / Internal input fixed at "0" / Analog input enabled | Hi-Z / Internal input fixed at "0" / Analog input enabled | Hi-Z / Internal input fixed at "0" / Analog input enabled | Hi-Z / Internal input fixed at "0" / Analog input enabled | Hi-Z / Internal input fixed at "0" / Analog input enabled |
| L | External interrupt enabled selected Resource other than the above selected GPIO selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Maintain previous state Hi-Z / Internal input fixed at "0" |

^{*1:} Oscillation stops in Sub timer mode, Low-speed CR timer mode, STOP mode, RTC mode.

^{*2:} Oscillation stops in STOP mode.



14. Electrical Characteristics

14.1 Absolute Maximum Ratings

| Devenuetes | Compleal | R | ating | I I m i t | Domonto |
|--|--------------------------|-----------------------|-------------------------------------|-----------|--------------------|
| Parameter | Symbol | Min | Max | Unit | Remarks |
| Power supply voltage*1, *2 | V _{cc} | V _{SS} - 0.5 | V _{SS} + 6.5 | V | |
| Analog power supply voltage*1, *3 | AV _{CC} | V _{SS} - 0.5 | V _{SS} + 6.5 | V | |
| Analog reference voltage*1, *3 | AVRH | V _{SS} - 0.5 | V _{SS} + 6.5 | V | Only S6E1A1xC0A |
| Input voltage*1 | Vı | V _{SS} - 0.5 | V _{CC} + 0.5 (≤ 6.5 V) | V | |
| | | V _{SS} - 0.5 | V _{SS} + 6.5 | V | 5V tolerant |
| Analog pin input voltage*1 | V _{IA} | V _{SS} - 0.5 | AV _{CC} + 0.5 (≤ 6.5 V) | V | |
| Output voltage*1 | Vo | V _{SS} - 0.5 | Vcc + 0.5 (≤ 6.5 V) | V | |
| | | | 10 | mA | 4 mA type |
| "L" level maximum output current*4 | I _{OL} | - | 20 | mA | 12 mA type |
| "L" level average output current*5 | | | 4 | mA | 4 mA type |
| L level average output current | I _{OLAV} | - | 12 | mA | 12 mA type |
| "L" level total maximum output current | Σl _{OL} | - | 100 | mA | |
| "L" level total average output current*6 | \sum I _{OLAV} | - | 50 | mA | |
| "H" level maximum output current*4 | | | - 10 | mA | 4 mA type |
| H level maximum output current | I _{OH} | - | - 20 | mA | 12 mA type |
| | | | - 4 | mA | 4 mA type |
| "H" level average output current*5 | I _{OHAV} | - | - 12 | mA | 12 mA type |
| "H" level total maximum output current | Σl _{OH} | - | - 100 | mA | |
| "H" level total average output current*6 | ΣI _{OHAV} | = | - 50 | mA | |
| Power consumption | P _D | - | 200 | mW | |
| Storage temperature | T _{STG} | - 55 | + 150 | °C | |

^{*1:} These parameters are based on the condition that V_{SS} = AVss = 0 V.

<WARNING>

 Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

^{*2:} Vcc must not drop below V_{SS} - 0.5 V.

^{*3:} Ensure that the voltage does not to exceed V_{CC} + 0.5 V at power-on.

^{*4:} The maximum output current is the peak value for a single pin.

^{*5:} The average output is the average current for a single pin over a period of 100 ms.

^{*6:} The total average output current is the average current for all pins over a period of 100 ms.



14.2 Recommended Operating Conditions

 $(V_{SS} = AV_{SS} = 0.0V)$

| Downwarfan. | Comple of | Conditions | Va | lue | l lm:t | Remarks | |
|-----------------------------|------------------|-------------------|-------|------------------|--------|--------------------|--|
| Parameter | Symbol | Symbol Conditions | | Max | Unit | Remarks | |
| Power supply voltage | Vcc | - | 2.7*2 | 5.5 | V | | |
| Analog power supply voltage | AV _{CC} | - | 2.7 | 5.5 | V | $AV_{CC} = V_{CC}$ | |
| Analog reference voltage | AVRH | - | 2.7 | AV _{CC} | V | Only S6E1A1xC0A | |
| Smoothing capacitor | Cs | - | 1 | 10 | μF | For regulator*1 | |
| Operating temperature | Та | - | - 40 | + 105 | °C | | |

^{*1:} See "C Pin" in "9. Handling Devices" for the connection of the smoothing capacitor.

<WARNING>

- The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.
- 2. Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.
- 3. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet.
- 4. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

^{*2:} In between less than the minimum power supply voltage and low voltage reset/interrupt detection voltage or more, instruction execution and low voltage detection function by built-in High-speed CR(including Main PLL is used) or built-in Low-speed CR is possible to operate only.



14.3 DC Characteristics

14.3.1 Current Rating

| Symbol | - Garrent | | HCLK | Va | lue | | D |
|---------------|--|--|-------------|-------------------|-------|------|----------|
| (Pin name) | | Conditions | Frequency*4 | Typ* ¹ | Max*2 | Unit | Remarks |
| | | 4MHz external clock input, PLL ON*8 | 4MHz | 0.7 | 1.5 | | |
| | | NOP code executed | 8MHz | 1.3 | 2.3 | | ** |
| | | Built-in high speed CR stopped | 20MHz | 2.8 | 4.0 | mA | *3 |
| | | All peripheral clock stopped by CKENx | 40MHz | 5.7 | 7.3 | | |
| | | 4MHz external clock input, PLL ON*8 | 4MHz | 0.6 | 1.4 | | |
| | Run mode, | Benchmark code executed | 8MHz | 1.2 | 2.1 | | ** |
| | code executed from Flash | Built-in high speed CR stopped | 20MHz | 2.6 | 3.7 | mA | *3 |
| | | PCLK1 stopped | 40MHz | 4.8 | 6.3 | | |
| | | 4MHz crystal oscillation, PLL ON*8 | 4MHz | 1.0 | 2.9 | | |
| | | NOP code executed | 8MHz | 1.7 | 3.6 | | |
| | | Built-in high speed CR stopped | 20MHz | 3.4 | 5.6 | mA | *3 |
| | | All peripheral clock stopped by CKENx | 40MHz | 5.7 | 8.2 | | |
| | | 4MHz external clock input, PLL ON*8 | 4MHz | 0.5 | 1.2 | | |
| 1 | Run mode, | NOP code executed | 8MHz | 0.9 | 1.8 | | |
| lcc (VCC) | code executed from | Built-in high speed CR stopped | 20MHz | 2.0 2.9 | mA | *3 | |
| (۷۵۵) | RAM | All peripheral clock stopped by CKENx | 40MHz | 3.7 | 4.8 | | |
| | Run mode, code executed from Flash | 4MHz external clock input, PLL ON NOP code executed Built-in high speed CR stopped PCLK1 stopped | 40MHz | 2.8 | 3.7 | mA | *3,*6,*7 |
| | | Built-in high speed CR* ⁵ NOP code executed All peripheral clock stopped by CKENx | 4MHz | 0.8 | 1.5 | mA | *3 |
| | Run mode, code executed from Flash | 32kHz crystal oscillation NOP code executed All peripheral clock stopped by CKENx | 32kHz | 65 | 900 | μA | *3 |
| | | Built-in low speed CR NOP code executed All peripheral clock stopped by CKENx | 100kHz | 73 | 920 | μA | *3 |
| | | | 4MHz | 0.4 | 1.2 | | |
| | | 4MHz external clock input, PLL ON*8 | 8MHz | 0.7 | 1.6 | A | *3 |
| | | All peripheral clock stopped by CKENx | 20MHz | 1.5 | 2.4 | mA | ٥ |
| | | | 40MHz | 2.7 | 3.7 | | |
| Iccs (VCC) | SLEEP operation | Built-in high speed CR* ⁵ All peripheral clock stopped by CKENx | 4MHz | 0.5 | 1.2 | mA | *3 |
| | | 32kHz crystal oscillation All peripheral clock stopped by CKENx | 32kHz | 63 | 880 | μΑ | *3 |
| | | Built-in low speed CR All peripheral clock stopped by CKENx | 100kHz | 66 | 890 | μΑ | *3 |

^{*1 :} Ta=+25°C, V_{CC}=3.0V

^{*2 :} Ta=+105°C ,V_{CC}=5.5V

^{*3 :} All ports are fixed

^{*4 :} PCLK0=HCLK/8

^{*5 :} The frequency is set to 4MHz by trimming

^{*6 :} Flash sync down is set to FRWTR.RWT = 11 and FSYNDN.SD = 1111

^{*7 :} V_{CC} =2.7V

^{*8:} When HCLK=4MHz, PLL OFF



| Symbol | | Conditions | | | l lmi4 | Damarka | |
|---------------------------|----------------|---------------------------|-----|-----|--------|---------|--|
| (Pin name) | | Conditions | Тур | Max | Unit | Remarks | |
| | | Ta=25°C | | | | | |
| | | Vcc=3.0V | 5.6 | 28 | μΑ | *1 | |
| | | LVD off | | | | | |
| ı | | Ta=25°C | | | | | |
| I _{CCH} (VCC) | STOP mode | Vcc=5.0V | 6.7 | 30 | μΑ | *1 | |
| (VCC) | | LVD off | | | | | |
| | | Ta=105°C | | | | | |
| | | Vcc=5.5V | - | 540 | μΑ | *1 | |
| | | LVD off | | | | | |
| | | Ta=25°C | | | | | |
| | | Vcc=3.0V | 12 | 42 | | *1 | |
| | | 32kHz crystal oscillation | 12 | 42 | μA | 1 | |
| | | LVD off | | | | | |
| | | Ta=25°C | | | | | |
| I _{CCT} | Sub timer mode | Vcc=5.0V | 13 | 44 | | *1 | |
| (VCC) | Sub limer mode | 32kHz crystal oscillation | 13 | 44 | μA | 1 | |
| | | LVD off | | | | | |
| | | Ta=105°C | | | | | |
| | | Vcc=5.5V | _ | 730 | μA | *1 | |
| | | 32kHz crystal oscillation | _ | | | ' | |
| | | LVD off | | | | | |
| | | Ta=25°C | | | | | |
| | | Vcc=3.0V | 9 | 36 | μA | *1 | |
| | | 32kHz crystal oscillation | 9 | 30 | μΑ | ' | |
| | | LVD off | | | | | |
| | | Ta=25°C | | | | | |
| I_{CCR} | RTC mode | Vcc=5.0V | 10 | 38 | μA | *1 | |
| (VCC) | KTC IIIode | 32kHz crystal oscillation | 10 | 30 | μΑ | ' | |
| | | LVD off | | | | | |
| | | Ta=105°C | | | | | |
| | | Vcc=5.5V | _ | 570 | μA | *1 | |
| | | 32kHz crystal oscillation | | 570 | | ' | |
| | | LVD off | | | | | |

^{*1:} All ports are fixed.



LVD current

$$(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$$

| Parameter | Combal Din na | Pin name Conditions | Value | | Unit | Remarks | |
|-------------------------------|---------------|---------------------|--------------|------|------|---------|-----------------------------|
| Parameter | Symbol | Pin name | Conditions | Тур | Max | Unit | Kemarks |
| Low-Voltage detection circuit | | VCC | At operation | 0.13 | 0.3 | μΑ | For occurrence of reset |
| (LVD) power supply current | ICCLVD | VCC | | 0.13 | 0.3 | μΑ | For occurrence of interrupt |

Flash memory current

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

| Doromotor | Symbol | Pin name | Conditions | Value | | Unit | Domayle |
|---------------------|----------|----------|----------------|-------|------|------|---------|
| Parameter | Symbol | Pin name | Conditions | Тур | Max | Unit | Remarks |
| Flash memory | 1 | VCC | At Write/Erase | 9.5 | 11.2 | mA | |
| write/erase current | ICCFLASH | VCC | At Wille/Liase | 9.5 | 11.2 | ША | |

A/D convertor current (S6E1A1xC0A)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

| Danamatan | Obl Bi- | Din nome | Conditions | Value | | l lmit | Domonto | |
|--------------------------|---------------------|----------|--------------|--------------|------|--------|-----------|--|
| Parameter | Symbol | Pin name | Conditions | Тур | Max | Unit | Remarks | |
| Power supply | | 1 | AVCC | At operation | 0.7 | 0.9 | mA | |
| current | I _{CCAD} | AVCC | At stop | 0.13 | 13 | μA | | |
| Reference power | | A)/DII | At operation | 1.1 | 1.97 | mA | AVRH=5.5V | |
| supply current (AVRH) | I _{CCAVRH} | AVRH | At stop | 0.1 | 1.7 | μΑ | | |

A/D convertor current (S6E1A1xB0A)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

| Parameter | Symbol | Pin name | Conditions | Value | | Unit | Remarks |
|--------------|--------|-------------|--------------|-------|------|------|---------|
| Farameter | Symbol | Fill Hallie | Conditions | Тур | Max | Onit | Remarks |
| Power supply | | 1) (0.0 | At operation | 1.8 | 2.87 | mA | |
| current | ICCAD | AVCC | At stop | 0.23 | 14.7 | μΑ | |

Peripheral current dissipation

| Clock | Davinhaval | Conditions | | Frequen | | l lmit | Remarks | |
|--------|--|------------------------|------|---------|------|--------|---------|---------|
| system | Peripheral | Conditions | 4 | 8 | 20 | 40 | Unit | Remarks |
| HCLK | GPIO | At all ports operation | 0.11 | 0.22 | 0.55 | 1.10 | A | |
| HOLK | DMAC | At 2ch operation | 0.05 | 0.11 | 0.25 | 0.51 | mA | |
| | Base timer | At 4ch operation | 0.03 | 0.05 | 0.15 | 0.30 | | |
| | Multi-functional timer/PPG | At 1unit/4ch operation | 0.14 | 0.28 | 0.68 | 1.38 | | |
| PCLK1 | Quadrature position/Revolution counter | At 1unit operation | 0.02 | 0.04 | 0.11 | 0.22 | mA | |
| | ADC | At 1unit operation | 0.07 | 0.14 | 0.37 | 0.73 | | |
| | Multi-function serial | At 1ch operation | 0.15 | 0.31 | 0.77 | 1.54 | | |



14.3.2 Pin Characteristics

(V_{CC} =AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0 V, Ta = - 40° C to + 105° C)

| Davamatan | Compleal | Din nome | Conditions | | Value | | l lmit | Damanka |
|-----------------------------|------------------|--|---------------------------|-------------------------|-------|-----------------------|--------|---------|
| Parameter | Symbol | Pin name | Conditions | Min | Тур | Max | Unit | Remarks |
| | | CMOS | | | | | | |
| "H" level input | | hysteresis | | \/00 | | V . 0.0 | ., | |
| voltage | .,, | input pin, | - | V _{CC} × 0.8 | - | V _{CC} + 0.3 | V | |
| (hysteresis | V _{IHS} | MD0, PE0 | | | | | | |
| input) | | 5V tolerant | - | V _{CC} × 0.8 | _ | V _{SS} + 5.5 | V | |
| | | input pin | - | V _{CC} × 0.8 | - | V _{SS} + 3.3 | V | |
| | | CMOS | | | | | | |
| "L" level input | | hysteresis | - | V _{SS} - 0.3 | _ | V _{CC} × 0.2 | V | |
| voltage | V | input pin, | - | V _{SS} - 0.3 | - | V _{CC} X U.2 | V | |
| (hysteresis | V _{ILS} | MD0, PE0 | | | | | | |
| input) | | 5V tolerant | - | V _{ss} - 0.3 | _ | V _{CC} × 0.2 | ٧ | |
| | | input pin | - | V _{SS} - 0.3 | - | V _{CC} × 0.2 | V | |
| | | | V _{CC} ≥ 4.5 V, | | | | | |
| | | 4 mA type | $I_{OH} = -4 \text{ mA}$ | V _{cc} - 0.5 | _ | V _{CC} | V | |
| | | 4 ma type | V_{CC} < 4.5 V, | V _{CC} - 0.3 | _ | V CC | v | |
| "H" level output voltage | V _{OH} | | $I_{OH} = -2 \text{ mA}$ | | | | | |
| | VOA | | V _{CC} ≥ 4.5 V, | | | | | |
| | | 12 mA type | $I_{OH} = -12 \text{ mA}$ | - V _{CC} - 0.5 | _ | V _{CC} | V | |
| | | 12 mA type | V_{CC} < 4.5 V, | | | VCC | V | |
| | | | $I_{OH} = -8 \text{ mA}$ | | | | | |
| | | | V _{CC} ≥ 4.5 V, | | _ | | V | |
| | | 4 ma A 4 ma a | $I_{OL} = 4 \text{ mA}$ | V _{SS} | | 0.4 | | |
| | | 4 mA type | V_{CC} < 4.5 V, | V SS | _ | 0.4 | v | |
| "L" level | V _{OL} | | $I_{OL} = 2 \text{ mA}$ | | | | | |
| output voltage | V OL | | V _{CC} ≥ 4.5 V, | | | | | |
| | | 12 mA type | $I_{OL} = 12 \text{ mA}$ | V _{SS} | _ | 0.4 | V | |
| | | 12 ma type | V_{CC} < 4.5 V, | V SS | | 0.4 | V | |
| | | | $I_{OL} = 8 \text{ mA}$ | | | | | |
| Input leak current | I _{IL} | - | - | - 5 | - | + 5 | μΑ | |
| Pull-up resistance | | | V _{CC} ≥ 4.5 V | 33 | 50 | 90 | | |
| value | R _{PU} | Pull-up pin | V _{CC} < 4.5 V | - | - | 180 | kΩ | |
| Input capacitance | C _{IN} | Other than VCC, VSS, AVCC, AVSS, AVRH | - | - | 5 | 15 | pF | |



14.4 AC Characteristics


14.4.1 Main Clock Input Characteristics

(V_{CC} = AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0 V, Ta = -40°C to + 105°C)

| Parameter | Cumbal | Pin | Conditions | Va | lue | Unit | Remarks |
|---|------------------------------|------|------------------------|-------|------|-------|--------------------------------|
| Parameter | Symbol | name | Conditions | Min | Max | Unit | Remarks |
| | | | V _{CC} ≥ 4.5V | 4 | 40 | MHz | When the crystal oscillator is |
| Input frequency | F _{CH} | | V _{CC} < 4.5V | 4 | 20 | IVITZ | connected |
| input frequency | I CH | | | 4 | 40 | MHz | When the external |
| | | | - | 4 | 40 | IVITZ | clock is used |
| Input clock cycle | + | X0, | | 25 | 250 | ns | When the external |
| input clock cycle | t _{CYLH} | X1 | - | 25 | 250 | 115 | clock is used |
| Input clock pulse width | - | | PWH/tCYLH, | 45 | 55 | % | When the external |
| Input clock pulse width | | | PWL/tCYLH | 45 | 33 | /0 | clock is used |
| Input clock rising time | $t_{CF,}$ | | _ | _ | 5 | ns | When the external |
| and falling time | t _{CR} | | _ | _ | 3 | 115 | clock is used |
| | F _{CM} | - | - | - | 41.2 | MHz | Master clock |
| Internal operating | F _{cc} | - | - | - | 41.2 | MHz | Base clock (HCLK/FCLK) |
| clock*1 frequency | F _{CP0} | - | - | - | 41.2 | MHz | APB0 bus clock*2 |
| | F _{CP1} | - | - | - | 41.2 | MHz | APB1 bus clock*2 |
| Internal energting | $t_{\scriptscriptstyleCYCC}$ | - | - | 24.27 | - | ns | Base clock (HCLK/FCLK) |
| Internal operating clock ^{*1} cycle time | t _{CYCP0} | - | • | 24.27 | - | ns | APB0 bus clock*2 |
| Glock Cycle time | t _{CYCP1} | - | - | 24.27 | - | ns | APB1 bus clock*2 |

^{*1:} For details of each internal operating clock, refer to "CHAPTER: Clock" in "FM0+ Family PERIPHERAL MANUAL".

^{*2:} For details of the APB bus to which a peripheral is connected, see "10. Block Diagram".






14.4.2 Sub Clock Input Characteristics

(V_{CC} = AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0 V, Ta = - 40°C to + 105°C)

| Doromotor | Cumbal | Pin | Conditions | | Value | | Unit | Remarks |
|-------------------------|---------------------|------|-------------------------|-----|--------|-------|------|--|
| Parameter | Symbol | name | | Min | Тур | Max | Unit | Remarks |
| | 4.6 | | - | - | 32.768 | - | kHz | When the crystal oscillator is connected |
| Input frequency | 1/t _{CYLL} | X0A, | - | 32 | - | 100 | kHz | When the external clock is used |
| Input clock cycle | t _{CYLL} | X1A | - | 10 | - | 31.25 | μs | When the external clock is used |
| Input clock pulse width | - | | PWH/tCYLL, PWL/tCYLL | 45 | - | 55 | % | When the external clock is used |

^{*:} See "Sub crystal oscillator" in "9. Handling Devices" for the crystal oscillator used.





14.4.3 Built-in CR Oscillation Characteristics

Built-in high-speed CR

 $(V_{CC} = AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -40 ^{\circ}\text{C to } + 105 ^{\circ}\text{C})$

| Davamatar | Complete | Canditiana | | Value | | Unit | Remarks |
|------------------------------|-------------------|---|--------|-------|------|------|---------------------|
| Parameter | Symbol | Conditions | Min | Тур | Max | Unit | Remarks |
| | Forh | Ta = + 25°C, 3.6V < V _{CC} ≤ 5.5V | 3.92 | 4 | 4.08 | | |
| Clock frequency | | Ta =0°C to + 85°C, 3.6V < $V_{CC} \le 5.5V$ | 3.9 | 4 | 4.1 | | |
| | | Ta = - 40° C to + 105° C, 3.6 V < $V_{CC} \le 5.5$ V | 3.88 | 4 | 4.12 | | |
| | | Ta = + 25°C, 2.7V \leq V _{CC} \leq 3.6V | 3.94 4 | | 4.06 | MHz | During trimming*1 |
| olook moquolloy | | Ta = - 20°C to + 85°C, 2.7V \leq V _{CC} \leq 3.6V | 3.92 | 4 | 4.08 | = | |
| | | Ta = - 20°C to + 105°C, 2.7V \leq V _{CC} \leq 3.6V | 3.9 | 4 | 4.1 | | |
| | | Ta = - 40°C to + 105°C, 2.7V ≤ V_{CC} ≤ 3.6V | 3.88 | 4 | 4.12 | | |
| | | Ta = - 40°C to + 105°C | 2.8 | 4 | 5.2 | | Not during trimming |
| Frequency stabilization time | t _{CRWT} | - | - | - | 30 | μs | *2 |

^{*1:} In the case of using the values in CR trimming area of Flash memory at shipment for frequency trimming/temperature trimming.

Built-in low-speed CR

 $(V_{CC} = AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -40 ^{\circ}\text{C to } + 105 ^{\circ}\text{C})$

| Davamatar | Cumbal | Conditions | | Value | | Unit | Remarks | |
|-----------------|------------------|------------|-------------|-------|-----|------|---------|--|
| Parameter | Symbol | Conditions | Min Typ Max | | Max | Unit | Remarks | |
| Clock frequency | F _{CRL} | - | 50 | 100 | 150 | kHz | | |

^{*2:} This is time from the trim value setting to stable of the frequency of the High-speed CR clock.

After setting the trim value, the period when the frequency stability time passes can use the High-speed CR clock as a source clock.



14.4.4 Operating Conditions of Main PLL (In the case of using the main clock as the input clock of the PLL)

 $(V_{CC} = AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -40 ^{\circ}\text{C to } + 105 ^{\circ}\text{C})$

| Borometer | Symbol | Value | | | llait | Remarks |
|--|---------------------|-------|-----|-----|----------|---------|
| Parameter | Symbol | Min | Тур | Max | Unit | Remarks |
| PLL oscillation stabilization wait time*1 (LOCK UP | t | 100 | _ | _ | μs | |
| time) | t _{LOCK} | 100 | | _ | μο | |
| PLL input clock frequency | F_PLLI | 4 | - | 16 | MHz | |
| PLL multiple rate | - | 5 | - | 37 | multiple | |
| PLL macro oscillation clock frequency | F _{PLLO} | 75 | - | 150 | MHz | |
| Main PLL clock frequency*2 | F _{CLKPLL} | - | - | 40 | MHz | |

^{*1:} The wait time is the time it takes for PLL oscillation to stabilize.

14.4.5 Operating Conditions of Main PLL (In the case of using the built-in high-speed CR clock as the input clock of the main PLL)

 $(V_{CC} = AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -40 ^{\circ}\text{C to } + 105 ^{\circ}\text{C})$

| Parameter | Cumb al | Value | | | Unit | Remarks |
|--|---------------------|-------|-----|------|----------|---------|
| Parameter | Symbol | Min | Тур | Max | Onit | Remarks |
| PLL oscillation stabilization wait time*1 (LOCK UP | + | 100 | _ | | 110 | |
| time) | t _{LOCK} | 100 | - | - | μs | |
| PLL input clock frequency | F _{PLLI} | 3.88 | 4 | 4.12 | MHz | |
| PLL multiple rate | - | 19 | - | 35 | multiple | |
| PLL macro oscillation clock frequency | F _{PLLO} | 72 | - | 150 | MHz | |
| Main PLL clock frequency*2 | F _{CLKPLL} | - | - | 41.2 | MHz | |

^{*1:} The wait time is the time it takes for PLL oscillation to stabilize.

Note:

 For the main PLL source clock, input the high-speed CR clock (CLKHC) whose frequency has been trimmed.

^{*2:} For details of the main PLL clock (CLKPLL), refer to "CHAPTER: Clock" in "FM0+ Family PERIPHERAL MANUAL".

^{*2:} For details of the main PLL clock (CLKPLL), refer to "CHAPTER: Clock" in "FM0+ Family PERIPHERAL MANUAL".



14.4.6 Reset Input Characteristics


(V_{CC} =AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0 V, Ta = - 40°C to + 105°C)

| Parameter | Symbol | Pin name | name Conditions Value | | Unit | Remarks | |
|------------------|--------------------|---------------|-------------------------------------|-----|------|----------|---------|
| raiailletei | Cymbol 11 | 1 III IIailie | 7 III IIIIII GOIIIIIII GOIIII GOIII | Min | Max | O I II C | Kemarks |
| Reset input time | t _{INITX} | INITX | - | 500 | - | ns | |

14.4.7 Power-on Reset Timing

 $(V_{CC} = AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -40 ^{\circ}\text{C to } + 105 ^{\circ}\text{C})$

| Boromotor | Complete | Pin name | Valu | ie | Unit | Remarks |
|-------------------------------------|----------|----------|------|-----|------|---------|
| Parameter | Symbol | Pin name | Min | Max | Unit | Remarks |
| Power supply rising time | Tr | | 0 | - | ms | |
| Power supply shut down time | Toff | vcc | 1 | - | ms | |
| Time until releasing Power-on reset | Tprt | | 0.43 | 3.4 | ms | |



Glossary

- VCC_minimum : Minimum V_{CC} of recommended operating conditions.
- VDH_minimum : Minimum release voltage (when SVHR=0000) of Low-Voltage detection reset.
 See "6. Low-Voltage Detection Characteristics".




14.4.8 Base Timer Input Timing

Timer input timing

(V_{CC} = AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0 V, Ta = - 40°C to + 105°C)


| Parameter | Symbol | Din nama | Conditions | Val | ue | Unit | Remarks |
|-------------------|-------------------------|----------------|------------|---------------------|-----|------|---------|
| Parameter | Symbol | Pin name | Conditions | Min | Max | Unit | Remarks |
| | | TIOAn/TIOBn | | | | | |
| Input pulse width | t_{TIWH} , t_{TIWL} | (when using as | - | 2 t _{CYCP} | - | ns | |
| | | ECK, TIN) | | | | | |



Trigger input timing

$$(V_{CC} = AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -40^{\circ}\text{C to } + 105^{\circ}\text{C})$$

| Davamatar | Cumb al | Din name | Conditions | Val | lue | Unit | Remarks |
|-------------------|---------------------------------------|----------------|------------|---------------------|-----|------|---------|
| Parameter | Symbol | Pin name | Conditions | Min | | Unit | Remarks |
| | | TIOAn/TIOBn | | | | | |
| Input pulse width | t _{TRGH} , t _{TRGL} | (when using as | - | 2 t _{CYCP} | - | ns | |
| | | TGIN) | | | | | |



Note:

t_{CYCP} indicates the APB bus clock cycle time.
 For the number of the APB bus to which the Base Timer has been connected, see "10. Block Diagram".



14.4.9 CSIO Timing


Synchronous serial (SPI = 0, SCINV = 0)


(V_{CC} = AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0 V, Ta = - 40°C to + 105°C)

| Parameter | Symbol | Pin Conditions | | V _{CC} < 4.5 V | | V _{cc} ≥ 4.5 V | | Unit | |
|---|--------------------|----------------|----------------|--------------------------|------|-------------------------|------|------|--|
| | | name | | Min | Max | Min | Max | | |
| Serial clock cycle time | t _{scyc} | SCKx | | 4 t _{CYCP} | - | 4 t _{CYCP} | - | ns | |
| $SCK \downarrow \rightarrow SOT$ delay time | | SCKx, | | - 30 | + 30 | - 20 | + 20 | ns | |
| 3CK ↓ → 3OT delay time | t _{SLOVI} | SOTx | Internal shift | - 30 | + 30 | - 20 | + 20 | 115 | |
| $SIN \rightarrow SCK \uparrow setup time$ | t _{IVSHI} | SCKx, | clock | 50 | _ | 30 | - | ns | |
| | UVSHI | SINx | operation | 30 | | 30 | | 115 | |
| CCV A CIN hold time | t _{shixi} | SCKx, | | 0 | _ | 0 | _ | ns | |
| $SCK \uparrow \rightarrow SIN$ hold time | SINX | | U | | Ů | | 115 | | |
| Serial clock "L" pulse width | t _{SLSH} | SCKx | | 2 t _{CYCP} - 10 | - | 2 t _{CYCP} - | - | ns | |
| Serial clock "H" pulse width | t _{SHSL} | SCKx | | t _{CYCP} + 10 | - | t _{CYCP} + 10 | - | ns | |
| COLL COT delevations | | SCKx, | | | 50 | | 30 | | |
| $SCK \downarrow \rightarrow SOT$ delay time | t _{SLOVE} | SOTx | External shift | = | 50 | - | | ns | |
| CINI COM a satura tima s | | SCKx, | clock | 10 | | 40 | - | ns | |
| SIN → SCK ↑ setup time | t _{IVSHE} | SINx | operation | 10 | - | 10 | | | |
| 0.01/ | | SCKx, | | 20 | _ | 20 | | | |
| $SCK \uparrow \rightarrow SIN$ hold time | t _{SHIXE} | SINx | | 20 | - | 20 | - | ns | |
| SCK falling time | tF | SCKx | | - | 5 | - | 5 | ns | |
| SCK rising time | tR | SCKx | | - | 5 | - | 5 | ns | |

- The above AC characteristics are for CLK synchronous mode.
- t_{CYCP} represents the APB bus clock cycle time.
 For the number of the APB bus to which Multi-function Serial has been connected, see "10. Block Diagram".
- The characteristics are only applicable when the relocate port numbers are the same. For instance, they are not applicable for the combination of SCLKx_0 and SOTx_1.
- External load capacitance C_L = 30 pF










Synchronous serial (SPI = 0, SCINV = 1)


(V_{CC} = AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0 V, Ta = - 40°C to + 105°C)

| Parameter | Symbol | Pin | Conditions | V _{cc} < 4 | 1.5V | .5V V _{cc} ≥ 4.5V | | Unit |
|---|--------------------|---------------|-------------------------------|--------------------------|------|----------------------------|------|------|
| | | name | | Min | Max | Min | Max | |
| Serial clock cycle time | t _{scyc} | SCKx | | 4 t _{CYCP} | ı | 4 t _{CYCP} | - | ns |
| $SCK \uparrow \to SOT \ delay \ time$ | t _{SHOVI} | SCKx, SOTx | OTx Internal shift CKx, clock | - 30 | + 30 | - 20 | + 20 | ns |
| $SIN \rightarrow SCK \downarrow setup time$ | t _{IVSLI} | SCKx, SINx | | 50 | - | 30 | - | ns |
| $SCK\downarrow \to SIN \; hold \; time$ | t _{SLIXI} | SCKx, SINx | | 0 | ı | 0 | ı | ns |
| Serial clock "L" pulse width | t _{SLSH} | SCKx | | 2 t _{CYCP} - 10 | - | 2 t _{CYCP} - 10 | - | ns |
| Serial clock "H" pulse width | t _{SHSL} | SCKx | | t _{CYCP} + 10 | - | t _{CYCP} + 10 | - | ns |
| $SCK \uparrow \to SOT \ delay \ time$ | t _{SHOVE} | SCKx, SOTx | External shift clock | - | 50 | - | 30 | ns |
| $SIN \to SCK \downarrow setup time$ | t _{IVSLE} | SCKx, SINx | | 10 | - | 10 | - | ns |
| $SCK \downarrow \rightarrow SIN$ hold time | tslixe | SCKx, SINx | - operation | 20 | - | 20 | - | ns |
| SCK falling time | tF | SCKx |] | - | 5 | - | 5 | ns |
| SCK rising time | tR | SCKx | | - | 5 | - | 5 | ns |

- The above AC characteristics are for CLK synchronous mode.
- t_{CYCP} represents the APB bus clock cycle time.
 For the number of the APB bus to which Multi-function Serial has been connected, see "10. Block Diagram".
- The characteristics are only applicable when the relocate port numbers are the same. For instance, they are not applicable for the combination of SCLKx_0 and SOTx_1.
- External load capacitance $C_L = 30 pF$










Synchronous serial (SPI = 1, SCINV = 0)


(V_{CC} = AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0 V, Ta = - 40°C to + 105°C)

| Parameter | Symbol | Pin Condition | | V _{cc} < 4.5 V | | V _{cc} ≥ 4.5 V | | Unit |
|---|--------------------|----------------------|--------------------------------------|--------------------------|------|--------------------------|------|------|
| | | name | | Min | Max | Min | Max | |
| Serial clock cycle time | t _{SCYC} | SCKx | | 4 t _{CYCP} | - | 4 t _{CYCP} | - | ns |
| $SCK \uparrow \to SOT \ delay \ time$ | t _{SHOVI} | SCKx, SOTx | Internal shift clock operation | - 30 | + 30 | - 20 | + 20 | ns |
| $SIN \rightarrow SCK \downarrow setup time$ | t _{IVSLI} | SCKx, SINx | | 50 | - | 30 | - | ns |
| $SCK \downarrow \rightarrow SIN$ hold time | t _{SLIXI} | SCKx, operation SINx | | 0 | - | 0 | - | ns |
| SOT → SCK ↓ delay time | t _{SOVLI} | SCKx, SOTx | | 2 t _{CYCP} - 30 | - | 2 t _{CYCP} - 30 | - | ns |
| Serial clock "L" pulse width | t _{SLSH} | SCKx | | 2 t _{CYCP} - 10 | - | 2 t _{CYCP} - 10 | - | ns |
| Serial clock "H" pulse width | t _{SHSL} | SCKx | | t _{CYCP} + 10 | - | t _{CYCP} + 10 | - | ns |
| $SCK \uparrow \to SOT \ delay \ time$ | t _{SHOVE} | SCKx, SOTx | | - | 50 | - | 30 | ns |
| $SIN \rightarrow SCK \downarrow setup time$ | t _{IVSLE} | SCKx, SINx | External shift clock | 10 | - | 10 | - | ns |
| $SCK\downarrow \to SIN \; hold \; time$ | t _{SLIXE} | SCKx, SINx | operation | 20 | - | 20 | - | ns |
| SCK falling time | tF | SCKx | | - | 5 | - | 5 | ns |
| SCK rising time | tR | SCKx | | - | 5 | - | 5 | ns |

- The above AC characteristics are for CLK synchronous mode.
- t_{CYCP} represents the APB bus clock cycle time.
 For the number of the APB bus to which Multi-function Serial has been connected, see "10. Block Diagram".
- The characteristics are only applicable when the relocate port numbers are the same. For instance, they are not applicable for the combination of SCLKx_0 and SOTx_1.
- External load capacitance $C_L = 30 \text{ pF}$










Synchronous serial (SPI = 1, SCINV = 1)


(V_{CC} = AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0 V, Ta = - 40° C to + 105° C)

| Parameter | Symbol | Pin | Conditions | V _{cc} < 4.5 V | | V _{cc} ≥ 4.5 V | | Unit | |
|---|--------------------|---------------|----------------------|--------------------------|------|--------------------------|------|------|----|
| | | name | | Min | Max | Min | Max | | |
| Serial clock cycle time | t _{scyc} | SCKx | | 4 t _{CYCP} | 1 | 4 t _{CYCP} | - | ns | |
| $SCK\downarrow \to SOT \ delay \ time$ | t _{SLOVI} | SCKx, SOTx | | - 30 | + 30 | - 20 | + 20 | ns | |
| $SIN \rightarrow SCK \uparrow setup time$ | t _{IVSHI} | SCKx, SINx | clock | | 50 | - | 30 | - | ns |
| $SCK \uparrow \rightarrow SIN$ hold time | t _{SHIXI} | SCKx, SINx | | 0 | - | 0 | - | ns | |
| $SOT \rightarrow SCK \uparrow delay time$ | tsovні | SCKx, SOTx | | 2 t _{CYCP} - 30 | - | 2 t _{CYCP} - 30 | - | ns | |
| Serial clock "L" pulse width | t _{SLSH} | SCKx | | 2 t _{CYCP} - 10 | - | 2 t _{CYCP} - 10 | - | ns | |
| Serial clock "H" pulse width | t _{SHSL} | SCKx | | t _{CYCP} + 10 | - | t _{CYCP} + 10 | - | ns | |
| $SCK\downarrow \to SOT \ delay \ time$ | t _{SLOVE} | SCKx, SOTx | | - | 50 | - | 30 | ns | |
| $SIN \rightarrow SCK \uparrow setup time$ | t _{IVSHE} | SCKx, SINx | External shift clock | 10 | - | 10 | - | ns | |
| $SCK \uparrow \rightarrow SIN$ hold time | t _{SHIXE} | SCKx, SINx | operation | 20 | - | 20 | - | ns | |
| SCK falling time | tF | SCKx | | - | 5 | - | 5 | ns | |
| SCK rising time | tR | SCKx | | - | 5 | - | 5 | ns | |

- The above AC characteristics are for CLK synchronous mode.
- t_{CYCP} represents the APB bus clock cycle time.
 For the number of the APB bus to which Multi-function Serial has been connected, see "10. Block Diagram".
- The characteristics are only applicable when the relocate port numbers are the same. For instance, they are not applicable for the combination of SCLKx_0 and SOTx_1.
- External load capacitance $C_L = 30 pF$









When using synchronous serial chip select (SPI = 1, SCINV = 0, MS=0, CSLVL=1)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

| Parameter | Symbol | Conditions | V _{cc} < | 4.5V | V _{cc} ≥ 4 | Unit | |
|----------------------|-------------------|--------------------------------|------------------------|---------------------|------------------------|---------------------|-----|
| | Symbol | Conditions | Min | Max | Min | Max | Onn |
| SCS↓→SCK↓ setup time | t _{CSSI} | | (*1)-50 | (*1)+0 | (*1)-50 | (*1)+0 | ns |
| SCK↑→SCS↑ hold time | t _{CSHI} | Internal shift | (*2)+0 | (*2)+50 | (*2)+0 | (*2)+50 | ns |
| SCS deselect time | | clock operation | (*3)-50 | (*3)+50 | (*3)-50 | (*3)+50 | ns |
| | t _{CSDI} | | +5t _{CYCP} | +5t _{CYCP} | +5t _{CYCP} | +5t _{CYCP} | |
| SCS↓→SCK↓ setup time | t _{CSSE} | | 3t _{CYCP} +30 | - | 3t _{CYCP} +30 | - | ns |
| SCK↑→SCS↑ hold time | t _{CSHE} | | 0 | - | 0 | = | ns |
| SCS deselect time | t _{CSDE} | External shift clock operation | 3t _{CYCP} +30 | - | 3t _{CYCP} +30 | = | ns |
| SCS↓→SUT delay time | t _{DSE} | | - | 40 | - | 40 | ns |
| SCS↑→SUT delay time | t _{DEE} | | 0 | - | 0 | - | ns |


(*1): CSSU bit value x serial chip select timing operating clock cycle [ns]


(*2): CSHD bit value x serial chip select timing operating clock cycle [ns]

(*3): CSDS bit value x serial chip select timing operating clock cycle [ns]

- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which Multi-function Serial is connected to, see "10. Block Diagram ".
- About CSSU, CSHD, CSDS, serial chip select timing operating clock, see "FM0+ Family PERIPHERAL MANUAL".
- When the external load capacitance $C_L = 30pF$.









When using synchronous serial chip select (SPI = 1, SCINV = 1, MS=0, CSLVL=1)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

| Parameter | Symbol | Conditions | V _{cc} < | 4.5V | V _{cc} ≥ | 11 | |
|----------------------|-------------------|--------------------------------|------------------------|---------------------|------------------------|---------------------|------|
| | Symbol | | Min | Max | Min | Max | Unit |
| SCS↓→SCK↑ setup time | t _{CSSI} | | (*1)-50 | (*1)+0 | (*1)-50 | (*1)+0 | ns |
| SCK↓→SCS↑ hold time | t _{CSHI} | Internal shift | (*2)+0 | (*2)+50 | (*2)+0 | (*2)+50 | ns |
| SCS deselect time | | clock operation | (*3)-50 | (*3)+50 | (*3)-50 | (*3)+50 | ns |
| | t _{CSDI} | | +5t _{CYCP} | +5t _{CYCP} | +5t _{CYCP} | +5t _{CYCP} | |
| SCS↓→SCK↑ setup time | t _{CSSE} | | 3t _{CYCP} +30 | - | 3t _{CYCP} +30 | - | ns |
| SCK↓→SCS↑ hold time | t _{CSHE} | | 0 | - | 0 | - | ns |
| SCS deselect time | t _{CSDE} | External shift clock operation | 3t _{CYCP} +30 | - | 3t _{CYCP} +30 | - | ns |
| SCS↓→SOT delay time | t _{DSE} | | - | 40 | - | 40 | ns |
| SCS↑→SOT delay time | t _{DEE} | | 0 | - | 0 | - | ns |

(*1): CSSU bit value × serial chip select timing operating clock cycle [ns]


(*2): CSHD bit value x serial chip select timing operating clock cycle [ns]


(*3): CSDS bit value × serial chip select timing operating clock cycle [ns]

- t_{CYCP} indicates the APB bus clock cycle time.

 About the APB bus number which Multi-function Serial is connected to, see "10. Block Diagram ".
- About CSSU, CSHD, CSDS, serial chip select timing operating clock, see "FM0+ Family PERIPHERAL MANUAL".
- When the external load capacitance $C_L = 30pF$.









When using synchronous serial chip select (SPI = 1, SCINV = 0, MS=0, CSLVL=0)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

| Parameter | Comple ed | Canditiana | V _{cc} < | 4.5V | V _{cc} ≥ | 11:4 | |
|----------------------|-------------------|--------------------------------|------------------------|---------------------|------------------------|---------------------|------|
| | Symbol | Conditions | Min | Max | Min | Max | Unit |
| SCS↑→SCK↓ setup time | t _{CSSI} | | (*1)-50 | (*1)+0 | (*1)-50 | (*1)+0 | ns |
| SCK↑→SCS↓ hold time | t _{CSHI} | Internal shift | (*2)+0 | (*2)+50 | (*2)+0 | (*2)+50 | ns |
| SCS deselect time | | clock operation | (*3)-50 | (*3)+50 | (*3)-50 | (*3)+50 | |
| | t _{CSDI} | | +5t _{CYCP} | +5t _{CYCP} | +5t _{CYCP} | +5t _{CYCP} | ns |
| SCS↑→SCK↓ setup time | t _{CSSE} | | 3t _{CYCP} +30 | - | 3t _{CYCP} +30 | - | ns |
| SCK↑→SCS↓ hold time | t _{CSHE} |] | 0 | - | 0 | - | ns |
| SCS deselect time | t _{CSDE} | External shift clock operation | 3t _{CYCP} +30 | - | 3t _{CYCP} +30 | - | ns |
| SCS↑→SOT delay time | t _{DSE} | | - | 40 | - | 40 | ns |
| SCS↓→SOT delay time | t _{DEE} | | 0 | - | 0 | - | ns |


(*1): CSSU bit value \mathbf{x} serial chip select timing operating clock cycle [ns]


(*2): CSHD bit value x serial chip select timing operating clock cycle [ns]

(*3): CSDS bit value \mathbf{x} serial chip select timing operating clock cycle [ns]

- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which Multi-function Serial is connected to, see "10. Block Diagram ".
- About CSSU, CSHD, CSDS, serial chip select timing operating clock, see "FM0+ Family PERIPHERAL MANUAL".
- When the external load capacitance $C_L = 30pF$.









When using synchronous serial chip select (SPI = 1, SCINV = 1, MS=0, CSLVL=0)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

| Downwater | Comple of | Conditions | V _{cc} < | 4.5V | V _{cc} ≥ | Unit | |
|---|-------------------|--------------------------------|------------------------|---------------------|------------------------|---------------------|------|
| Parameter | Symbol | Conditions | Min | Max | Min | Max | Unit |
| SCS↑→SCK↑ setup time | t _{CSSI} | | (*1)-50 | (*1)+0 | (*1)-50 | (*1)+0 | ns |
| SCK↓→SCS↓ hold time | t _{CSHI} | Internal shift | (*2)+0 | (*2)+50 | (*2)+0 | (*2)+50 | ns |
| SCS deselect time | | clock operation | (*3)-50 | (*3)+50 | (*3)-50 | (*3)+50 | |
| SCS deselect time | t _{CSDI} | | +5t _{CYCP} | +5t _{CYCP} | +5t _{CYCP} | +5t _{CYCP} | ns |
| SCS↑→SCK↑ setup time | t _{CSSE} | | 3t _{CYCP} +30 | - | 3t _{CYCP} +30 | - | ns |
| $SCK\downarrow \rightarrow SCS\downarrow$ hold time | t _{CSHE} | | 0 | - | 0 | - | ns |
| SCS deselect time | t _{CSDE} | External shift clock operation | 3t _{CYCP} +30 | - | 3t _{CYCP} +30 | - | ns |
| SCS↑→SOT delay time | t _{DSE} | Clock operation | - | 40 | - | 40 | ns |
| SCS↓→SOT delay time | t _{DEE} | | 0 | - | 0 | - | ns |

(*1): CSSU bit value $\mathbf x$ serial chip select timing operating clock cycle [ns]


(*2): CSHD bit value x serial chip select timing operating clock cycle [ns]


(*3): CSDS bit value \mathbf{x} serial chip select timing operating clock cycle [ns]

Notes:

- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which Multi-function Serial is connected to, see "10. Block Diagram ".
- About CSSU, CSHD, CSDS, serial chip select timing operating clock, see "FM0+ Family PERIPHERAL MANUAL".
- When the external load capacitance $C_L = 30pF$.










External clock (EXT = 1): asynchronous only

(V_{CC} = AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0 V, Ta = - 40°C to + 105°C)

| Parameter | Cumbal | symbol Conditions | | alue | Unit | Remarks |
|------------------------------|-------------------|-----------------------|------------------------|------|------|---------|
| | Symbol | Conditions | Min | Max | Unit | Remarks |
| Serial clock "L" pulse width | t _{SLSH} | | t _{CYCP} + 10 | - | ns | |
| Serial clock "H" pulse width | t _{SHSL} | 0 20 - 5 | t _{CYCP} + 10 | - | ns | |
| SCK falling time | tF | $C_L = 30 \text{ pF}$ | - | 5 | ns | |
| SCK rising time | tR | | - | 5 | ns | |






14.4.10 External Input Timing

 $(V_{CC} = AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -40 ^{\circ}\text{C to } + 105 ^{\circ}\text{C})$

| Davamatar | Cumbal | Din name | Conditions | Value | | Unit | Remarks | |
|-------------------|------------------------------------|---------------|------------|-----------------------------|-----|------|-----------------------------|--|
| Parameter | Symbol | Pin name | Conditions | Min | Max | Onit | Remarks | |
| | | ADTGx | | | | | A/D converter trigger input | |
| | | FRCKx | - | 2 t _{cycp} *1 | - | ns | Free-run timer input clock | |
| Input pulse width | t _{INH,} t _{INL} | ICxx | | | | | Input capture | |
| | | DTTIxX - | | 2 t _{cycp} *1 | - | ns | Wave form generator | |
| | | INITION NIMIV | | 2 t _{CYCP} + 100*1 | - | ns | External interrupt, | |
| | | INTxx, NMIX | - | 500* ² | - | ns | NMI | |

^{*1:} t_{CYCP} represents the APB bus clock cycle time except when the APB bus clock stops in STOP mode or in TIMER mode. For the number of the APB bus to which the Multi-function Timer is connected and that of the APB bus to which the External Interrupt Controller is connected, see "10. Block Diagram".

*2: In STOP mode and TIMER mode






14.4.11 QPRC Timing


(V_{CC} = AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0 V, Ta = - 40° C to + 105° C)


| Donomotor | Compleal | Canditions | Val | ue | l losis |
|---|-------------------|--|-------------------------|-----|---------|
| Parameter | Symbol | Conditions | Min | Max | Unit |
| AIN pin "H" width | t _{AHL} | - | | | |
| AIN pin "L" width | t _{ALL} | - | | | |
| BIN pin "H" width | t _{BHL} | - | | | |
| BIN pin "L" width | t _{BLL} | - | | | |
| Time from AIN pin "H" level to BIN rise | t _{AUBU} | PC_Mode2 or PC_Mode3 | | | |
| Time from BIN pin "H" level to AIN fall | t _{BUAD} | PC_Mode2 or PC_Mode3 | | | |
| Time from AIN pin "L" level to BIN fall | t _{ADBD} | PC_Mode2 or PC_Mode3 | | | |
| Time from BIN pin "L" level to AIN rise | t _{BDAU} | PC_Mode2 or PC_Mode3 | | | |
| Time from BIN pin "H" level to AIN rise | t _{BUAU} | t _{BUAU} PC_Mode2 or PC_Mode3 | | _ | ns |
| Time from AIN pin "H" level to BIN fall | t _{AUBD} | PC_Mode2 or PC_Mode3 | - 2 t _{CYCP} * | - | 115 |
| Time from BIN pin "L" level to AIN fall | t _{BDAD} | PC_Mode2 or PC_Mode3 | | | |
| Time from AIN pin "L" level to BIN rise | t _{ADBU} | PC_Mode2 or PC_Mode3 | | | |
| ZIN pin "H" width | t _{ZHL} | QCR:CGSC="0" | | | |
| ZIN pin "L" width | t _{ZLL} | QCR:CGSC="0" | | | |
| Time from determined ZIN level to | | QCR:CGSC="1" | | | |
| AIN/BIN rise and fall | t _{ZABE} | QCR.CGSC= 1 | | | |
| Time from AIN/BIN rise and fall time to | t | QCR:CGSC="1" | | | |
| determined ZIN level | t _{ABEZ} | QCR.0030= 1 | | | |


^{*:} t_{CYCP} represents the APB bus clock cycle time except when the APB bus clock stops in STOP mode or in TIMER mode. For the number of the APB bus to which the QPRC is connected, see "10. Block Diagram".














14.4.12 I²C Timing

 $(V_{CC} = AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -40 ^{\circ}\text{C to } + 105 ^{\circ}\text{C})$

| Donomoton | Comple al | Conditions | Standard | d-mode | Fast-n | node | 11::4 | Damanla |
|--|--------------------|--------------------------|------------------------|--------------------|------------------------|-------|-------|---------|
| Parameter | Symbol | Conditions | Min | Max | Min | Max | Unit | Remarks |
| SCL clock frequency | F _{SCL} | | 0 | 100 | 0 | 400 | kHz | |
| (Repeated) START condition | | | | | | | | |
| hold time | t _{HDSTA} | | 4.0 | - | 0.6 | - | μs | |
| $SDA \downarrow \rightarrow SCL \downarrow$ | | | | | | | | |
| SCL clock "L" width | t_{LOW} | | 4.7 | - | 1.3 | ı | μs | |
| SCL clock "H" width | t _{HIGH} | | 4.0 | - | 0.6 | | μs | |
| (Repeated) START setup time | t _{SUSTA} | | 4.7 | _ | 0.6 | | | |
| $SCL \uparrow \rightarrow SDA \downarrow$ | | $C_{L} = 30 \text{ pF},$ | 4.7 | - | 0.6 | ı | μs | |
| Data hold time | + | $R = (Vp/I_{OL})^{*1}$ | 0 | 3.45* ² | 0 | 0.9*3 | | |
| $SCL \downarrow \rightarrow SDA \downarrow \uparrow$ | t _{HDDAT} | | U | 3.45 | U | 0.9 | μs | |
| Data setup time | | | 250 | _ | 100 | _ | 20 | |
| $SDA \downarrow \uparrow \rightarrow SCL \uparrow$ | t _{SUDAT} | | 250 | - | 100 | - | ns | |
| STOP condition setup time | + | | 4.0 | _ | 0.6 | _ | | |
| $SCL \uparrow \rightarrow SDA \uparrow$ | t _{SUSTO} | | 4.0 | - | 0.6 | ı | μs | |
| Bus free time between | | | | | | | | |
| "STOP condition" and | t _{BUF} | | 4.7 | - | 1.3 | - | μs | |
| "START condition" | | | | | | | | |
| Noise filter | t _{SP} | - | 2 t _{CYCP} *4 | - | 2 t _{CYCP} *4 | | ns | |

- *1: R represents the pull-up resistance of the SCL and SDA lines, and C_L the load capacitance of the SCL and SDA lines. Vp represents the power supply voltage of the pull-up resistance, and I_{OL} the V_{OL} guaranteed current.
- *2: The maximum t_{HDDAT} must satisfy at least the condition that the period during which the device is holding the SCL signal at "L" (t_{LOW}) does not extend.
- *3: A Fast-mode I²C bus device can be used in a Standard-mode I²C bus system, provided that the condition of " $t_{SUDAT} \ge 250$ ns" is fulfilled.
- *4: t_{CYCP} represents the APB bus clock cycle time.
 For the number of the APB bus to which the I²C is connected, see "10. Block Diagram".
 To use Standard-mode, set the APB bus clock at 2MHz or more.
 To use Fast-mode, set the APB bus clock at 8 MHz or more.






14.4.13 SW-DP Timing

(V_{CC} = AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0 V, Ta = -40°C to + 105°C)

| Parameter | Symbol | Pin name | Conditions | Va | lue | Unit | Remarks |
|----------------------|------------------|------------|------------|-----|-----|------|---------|
| | Syllibol | Fill flame | Conditions | Min | Max | Oill | Remarks |
| OMDIO - stare ties - | 4 | SWCLK, | | 15 | | 20 | |
| SWDIO setup time | t _{sws} | SWDIO | - | 15 | - | ns | |
| SWDIO hold time | 4 | SWCLK, | | 45 | - | | |
| SWDIO hold time | t _{swH} | SWDIO | - | 15 | | ns | |
| CWDIO dolov timo | t _{SWD} | SWCLK, | - | | 45 | ns | |
| SWDIO delay time | | SWDIO | | - | | | |

Note:

- External load capacitance $C_L = 30 \text{ pF}$





14.5 12-bit A/D Converter

Electrical characteristics of A/D Converter

 $(V_{CC} = AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -40 ^{\circ}\text{C to } + 105 ^{\circ}\text{C})$

| _ , | | | | Value | | | |
|---|------------------|----------|----------------------|-------|----------------------|------|-------------------------|
| Parameter | Symbol | Pin name | Min | Тур | Max | Unit | Remarks |
| Resolution | - | - | - | - | 12 | bit | |
| Integral Nonlinearity | - | - | - 4.5 | - | 4.5 | LSB | |
| Differential Nonlinearity | - | - | - 2.5 | - | + 2.5 | LSB | |
| Zero transition voltage | V_{ZT} | ANxx | - 20 | - | + 20 | mV | |
| Full-scale transition voltage | V | ANxx | AVRH - 20 | - | AVRH+ 20 | mV | S6E1A1xC0A |
| Full-scale transition voltage | V_{FST} | AINXX | AV _{CC} -20 | - | AV _{CC} +20 | | S6E1A1xB0A |
| | | - | 0.8*1 | | | | S6E1A1xC0A |
| Conversion time | - | | 0.8 | - | - | μs | AV _{CC} ≥ 4.5V |
| | | | 2.0* ¹ | _ | - | | S6E1A1xB0A |
| | | | 0.24 | | 10 | | S6E1A1xC0A |
| Sampling time*2 | | - | 0.24 | | | | AV _{CC} ≥ 4.5V |
| | Ts | | 0.5 | _ | | μs | S6E1A1xC0A |
| | | | 0.5 | | | | AV _{CC} < 4.5V |
| | | | 0.6 | | | | S6E1A1xB0A |
| | Tcck | - | 40 | - | | | S6E1A1xC0A |
| | | | 40 | | 1000 | ns | AV _{CC} ≥ 4.5V |
| Compare clock cycle*3 | | | 50 | | | | S6E1A1xC0A |
| | | | 30 | | | | AV _{CC} < 4.5V |
| | | | 100 | | | | S6E1A1xB0A |
| State transition time to operation permission | Tstt | - | - | - | 1.0 | μs | |
| Analog input capacity | C _{AIN} | - | - | - | 9.7 | pF | |
| | | | | | 1.6 | | AV _{CC} ≥ 4.5V |
| Analog input resistance | R_{AIN} | - | - | - | 2.3 | kΩ | AV _{CC} < 4.5V |
| Interchannel disparity | - | - | - | - | 4 | LSB | |
| Analog port input current | - | ANxx | - | - | 5 | μΑ | |
| Andley Separt well- | | A N Is | AV _{SS} | - | AVRH | V | S6E1A1xC0A |
| Analog input voltage | = | ANxx | AV _{SS} | - | AV _{CC} | | S6E1A1xB0A |
| Reference voltage | - | AVRH | 2.7 | - | AV _{CC} | V | Only S6E1A1xB0A |

^{*1:} The conversion time is the value of "sampling time (Ts) + compare time (Tc)".

The minimum conversion time is computed according to the following conditions: sampling time = 240 ns, compare time = 560 ns (AVcc ≥ 4.5 V). Must be set 25MHz to the Base clock (HCLK).

Ensure that the conversion time satisfies the specifications of the sampling time (Ts) and compare clock cycle (Tcck).

For details of the settings of the sampling time and compare clock cycle, refer to "CHAPTER: A/D Converter" in "FM0+ Family PERIPHERAL MANUAL Analog Macro Part".


The register settings of the A/D Converter are reflected in the operation according to the APB bus clock timing.

For the number of the APB bus to which the A/D Converter is connected, see "10. Block Diagram". The base clock (HCLK) is used to generate the sampling time and the compare clock cycle.

^{*2:} The required sampling time varies according to the external impedance. Set a sampling time that satisfies (Equation 1).

^{*3:} The compare time (Tc) is the result of (Equation 2).





(Equation 1) Ts \geq (R_{AIN} + Rext) \times C_{AIN} \times 9

Ts: Sampling time

R_{AIN}: Input resistance of A/D Converter = 1.6 k Ω with 4.5 \leq AVCC \leq 5.5 ch.1 to ch.5

Input resistance of A/D Converter = 1.4 k Ω with 4.5 \leq AVCC \leq 5.5 ch.0, ch.6, ch.7 Input resistance of A/D Converter = 2.3 k Ω with 2.7 \leq AVCC < 4.5 ch.1 to ch.5 Input resistance of A/D Converter = 2.0 k Ω with 2.7 \leq AVCC < 4.5 ch.0, ch.6, ch.7

C_{AIN}: Input capacitance of A/D Converter = 9.7 pF with $2.7 \le \text{AVCC} \le 5.5$

Rext: Output impedance of external circuit

(Equation 2) $Tc = Tcck \times 14$

Tc: Compare time
Tcck: Compare clock cycle



Definitions of 12-bit A/D Converter terms

■ Resolution : Analog variation that is recognized by an A/D converter.


■ Integral Nonlinearity : Deviation of the line between the zero-transition point (0b000000000000 ←→

0b00000000001) and the full-scale transition point (0b111111111110 \longleftrightarrow

0b1111111111) from the actual conversion characteristics.

■ Differential Nonlinearity : Deviation from the ideal value of the input voltage that is required to change the

output code by 1 LSB.



*1: At the 32pin product, it is AV_{CC}

Integral Nonlinearity of digital output N =
$$\frac{V_{NT} - \{1LSB \times (N-1) + V_{ZT}\}}{1LSB}$$
 [LSB]

Differential Nonlinearity of digital output N =
$$\frac{V_{(N+1)T} - V_{NT}}{1LSB}$$
 - 1 [LSB]

$$1LSB = \frac{V_{FST} - V_{ZT}}{4094}$$

N : A/D converter digital output value.

 V_{ZT} : Voltage at which the digital output changes from 0x000 to 0x001. V_{FST} : Voltage at which the digital output changes from 0xFFE to 0xFFF. V_{NT} : Voltage at which the digital output changes from 0x(N - 1) to 0xN.



14.6 Low-voltage Detection Characteristics

14.6.1 Low-voltage Detection Reset

 $(Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

| D | 0 | 0 1111 | | Value | | 11-26 | D |
|-----------------------------|-------------|------------------|---------|------------|-------------------------------|-------|--------------------|
| Parameter | Symbol | Conditions | Min | Тур | Max | Unit | Remarks |
| Detected voltage | VDL | SVHR*1 = 00000 | 2.25 | 2.45 | 2.65 | V | When voltage drops |
| Released voltage | VDH | SVHR = 00000 | 2.30 | 2.50 | 2.70 | V | When voltage rises |
| Detected voltage | VDL | SVHR*1 = 00001 | 2.39 | 2.60 | 2.81 | V | When voltage drops |
| Released voltage | VDH | SVHR = 00001 | Same as | SVHR = 000 | 00 value | V | When voltage rises |
| Detected voltage | VDL | SVHR*1 = 00010 | 2.48 | 2.70 | 2.92 | V | When voltage drops |
| Released voltage | VDH | SVHR = 00010 | Same as | SVHR = 000 | 00 value | V | When voltage rises |
| Detected voltage | VDL | SVHR*1 = 00011 | 2.58 | 2.80 | 3.02 | V | When voltage drops |
| Released voltage | VDH | SVHR = 00011 | Same as | SVHR = 000 | 00 value | V | When voltage rises |
| Detected voltage | VDL | SVHR*1 = 00100 | 2.76 | 3.00 | 3.24 | V | When voltage drops |
| Released voltage | VDH | SVHR = 00100 | Same as | SVHR = 000 | 00 value | V | When voltage rises |
| Detected voltage | VDL | SVHR*1 = 00101 | 2.94 | 3.20 | 3.46 | V | When voltage drops |
| Released voltage | VDH | SVHR = 00101 | Same as | SVHR = 000 | 00 value | V | When voltage rises |
| Detected voltage | VDL | SVHR*1 = 00110 | 3.31 | 3.60 | 3.89 | V | When voltage drops |
| Released voltage | VDH | SVHR = 00110 | Same as | SVHR = 000 | 00 value | V | When voltage rises |
| Detected voltage | VDL | SVHR*1 = 00111 | 3.40 | 3.70 | 4.00 | V | When voltage drops |
| Released voltage | VDH | SVHR = 00111 | Same as | SVHR = 000 | 00 value | V | When voltage rises |
| Detected voltage | VDL | SVHR*1 = 01000 | 3.68 | 4.00 | 4.32 | V | When voltage drops |
| Released voltage | VDH | SVHR = 01000 | Same as | SVHR = 000 | 00 value | V | When voltage rises |
| Detected voltage | VDL | OV.// ID*1 04004 | 3.77 | 4.10 | 4.43 | V | When voltage drops |
| Released voltage | VDH | SVHR*1 = 01001 | Same as | SVHR = 000 | 00 value | V | When voltage rises |
| Detected voltage | VDL | OV/UD*1 04040 | 3.86 | 4.20 | 4.54 | V | When voltage drops |
| Released voltage | VDH | SVHR*1 = 01010 | Same as | SVHR = 000 | 00 value | V | When voltage rises |
| LVD stabilization wait time | T_LVDW | - | - | - | 8160x t _{CYCP} *2 | μs | |
| LVD detection delay time | T_{LVDDL} | - | - | - | 200 | μs | |

^{*1:} SVHR bit of Low-Voltage Detection Voltage Control Register (LVD_CTL) is reset to SVHR = 00000 by low voltage detection reset.

 $^{^*}$ 2: t_{CYCP} indicates the APB1 bus clock cycle time.



14.6.2 Low-voltage Detection Interrupt

 $(Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

| Danamatan | Complete | Canditiana | | Value | | Unit | Bornario |
|-----------------------------|--------------------|--------------|------|-------|-------------------------------|------|--------------------|
| Parameter | Symbol | Conditions | Min | Тур | Max | Unit | Remarks |
| Detected voltage | VDL | SVHI = 00011 | 2.58 | 2.80 | 3.02 | V | When voltage drops |
| Released voltage | VDH | 3VHI = 00011 | 2.67 | 2.90 | 3.13 | V | When voltage rises |
| Detected voltage | VDL | C)/III 00400 | 2.76 | 3.00 | 3.24 | V | When voltage drops |
| Released voltage | VDH | SVHI = 00100 | 2.85 | 3.10 | 3.35 | V | When voltage rises |
| Detected voltage | VDL | C)/III 00404 | 2.94 | 3.20 | 3.46 | V | When voltage drops |
| Released voltage | VDH | SVHI = 00101 | 3.04 | 3.30 | 3.56 | V | When voltage rises |
| Detected voltage | VDL | SVHI = 00110 | 3.31 | 3.60 | 3.89 | V | When voltage drops |
| Released voltage | VDH | SVHI = 00110 | 3.40 | 3.70 | 4.00 | V | When voltage rises |
| Detected voltage | VDL | C)/III 00444 | 3.40 | 3.70 | 4.00 | V | When voltage drops |
| Released voltage | VDH | SVHI = 00111 | 3.50 | 3.80 | 4.10 | V | When voltage rises |
| Detected voltage | VDL | C)/III 04000 | 3.68 | 4.00 | 4.32 | V | When voltage drops |
| Released voltage | VDH | SVHI = 01000 | 3.77 | 4.10 | 4.43 | V | When voltage rises |
| Detected voltage | VDL | SVHI = 01001 | 3.77 | 4.10 | 4.43 | V | When voltage drops |
| Released voltage | VDH | SVHI = 01001 | 3.86 | 4.20 | 4.54 | V | When voltage rises |
| Detected voltage | VDL | C)/III 04040 | 3.86 | 4.20 | 4.54 | V | When voltage drops |
| Released voltage | VDH | SVHI = 01010 | 3.96 | 4.30 | 4.64 | V | When voltage rises |
| LVD stabilization wait time | T _{LVDW} | - | - | - | 8160 x t _{CYCP} * | μs | |
| LVD detection delay time | T _{LVDDL} | - | - | - | 200 | μs | |

 $^{^*\}mbox{:}\, t_{\mbox{\scriptsize CYCP}}$ represents the APB1 bus clock cycle time.



14.7 Flash Memory Write/Erase Characteristics

 $(V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, \text{Ta} = -40^{\circ}\text{C to} + 105^{\circ}\text{C})$

| Paramete | | | Value | | Unit | Remarks |
|-----------------------------|-----------------|---|-------|-----|------|---|
| Paramete | Farameter | | Тур | Max | Unit | Remarks |
| Contar areas time | Large sector | - | 0.7 | 2.2 | | The sector erase time includes the time of writing |
| Sector erase time | Small sector | | 0.3 | 0.9 | S | prior to internal erase. |
| Halfword (16-bit) write tir | ne | - | 30 | 528 | μs | The halfword (16-bit) write time excludes the system-level overhead. |
| Chip erase time | hip erase time | | 2.6 | 8 | s | The chip erase time includes the time of writing prior to internal erase. |

Write/erase cycle and data hold time

| Write/erase cycle | Data hold time (year) | Remarks |
|-------------------|-----------------------|---------|
| 1,000 | 20* | |
| 10,000 | 10* | |

^{*:} This value was converted from the result of a technology reliability assessment. (This value was converted from the result of a high temperature accelerated test using the Arrhenius equation with the average temperature value being + 85°C).



14.8 Return Time from Low-Power Consumption Mode

14.8.1 Return Factor: Interrupt

The return time from Low-Power consumption mode is indicated as follows. It is from receiving the return factor to starting the program operation.

Return Count Time


$$(V_{CC} = 2.7V \text{ to } 5.5V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$$

| Parameter | Cumhal | - v | alue* | Unit | Remarks |
|---------------------------|--------|-----------------------------|-----------------------------|------|---------|
| Parameter | Symbol | Тур | Max | Unit | Remarks |
| SLEEP mode | | tc | YCC | μs | |
| High-speed CR TIMER mode, | | | | | |
| Main TIMER mode, | | 40 + 17 × t _{CYCC} | 80 + 17 × t _{CYCC} | μs | |
| PLL TIMER mode | | | | | |
| Low-speed CR TIMER mode | Ticnt | 360 | 720 | μs | |
| Sub TIMER mode | | 191 | 381 | μs | |
| RTC mode, |] | 940 | 1000 | | |
| STOP mode | | 819 | 1090 | μs | |

^{*:} The value depends on the accuracy of built-in CR.

The stabilization time of Main clock/Sub clock/Main PLL clock is not included.


Operation example of return from Low-Power consumption mode (by external interrupt*)



^{*:} External interrupt is set to detecting fall edge.



Operation example of return from Low-Power consumption mode (by internal resource interrupt*)



^{*:} Internal resource interrupt is not included in return factor by the kind of Low-Power consumption mode.

Notes:

- The return factor is different in each Low-Power consumption modes.
 See "Chapter: Low Power Consumption Mode" and "Operations of Standby Modes" in FM0+ Family PERIPHERAL MANUAL.
- When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See "CHAPTER: Low Power Consumption Mode" in "FM0+ Family PERIPHERAL MANUAL".



14.8.2 Return Factor: Reset

The return time from Low-Power consumption mode is indicated as follows. It is from releasing reset to starting the program operation.


Return Count Time

$$(V_{CC} = 2.7V \text{ to } 5.5V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$$

| Parameter | Symbol | Value | | Unit | Demestro |
|---------------------------|--------|-------|------|------|----------|
| | | Тур | Max* | Unit | Remarks |
| SLEEP mode | | 208 | 378 | μs | |
| High-speed CR TIMER mode, | | | | | |
| Main TIMER mode, | | 208 | 378 | μs | |
| PLL TIMER mode | Tuest | | | | |
| Low-speed CR TIMER mode | Trcnt | 398 | 758 | μs | |
| Sub TIMER mode | | 490 | 849 | μs | |
| RTC/STOP mode | | 288 | 538 | μs | |


^{*:} The maximum value depends on the accuracy of built-in CR.

Operation example of return from Low-Power consumption mode (by INITX)





Operation example of return from low power consumption mode (by internal resource reset*)



^{*:} Internal resource reset is not included in return factor by the kind of Low-Power consumption mode.

Notes:

- The return factor is different in each Low-Power consumption modes.
 See "Chapter: Low Power Consumption Mode" and "Operations of Standby Modes" in FM0+ Family PERIPHERAL MANUAL.
- When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See "CHAPTER: Low Power Consumption Mode" in "FM0+ Family PERIPHERAL MANUAL".
- The time during the power-on reset/low-voltage detection reset is excluded. See "14.4.7 Power-on Reset Timing " for the detail on the time during the power-on reset/low -voltage detection reset.
- When in recovery from reset, CPU changes to the high-speed CR run mode. When using the main clock or the PLL clock, it is necessary to add the main clock oscillation stabilization wait time or the main PLL clock stabilization wait time.
- The internal resource reset means the watchdog reset and the CSV reset.





15. Ordering Information

| Part number | Package | |
|---------------|---|--|
| S6E1A11B0AGP2 | Plastic • LQFP (0.80 mm pitch), 32 pins | |
| S6E1A12B0AGP2 | (FPT-32P-M30) | |
| S6E1A11B0AGN2 | Plastic • QFN (0.50 mm pitch), 32 pins | |
| S6E1A12B0AGN2 | (LCC-32P-M73) | |
| S6E1A11C0AGV2 | Plastic • LQFP (0.50 mm pitch), 48 pins | |
| S6E1A12C0AGV2 | (FPT-48P-M49) | |
| S6E1A11C0AGN2 | Plastic • QFN (0.50 mm pitch), 48 pins | |
| S6E1A12C0AGN2 | (LCC-48P-M74) | |
| S6E1A11C0AGF2 | Plastic • LQFP (0.65 mm pitch), 52 pins | |
| S6E1A12C0AGF2 | (FPT-52P-M02) | |




16. Package Dimensions







Please check the latest package dimension at the following URL.
































17. Major Changes

| Page | Section | Change Results | |
|-------------|--|---|--|
| Revision 0. | 1 | | |
| = | - | Initial release | |
| Revision 1. | 0 [July 16,2014] | | |
| = | - | Revised from "Preliminary" to "Full Production" | |
| 3 | 1. Description | Revised from "TYPE1" product to "TYPE1-M0+" product | |
| 5 | 2. Features | Revised "Processor version" | |
| 6 | 2. Features | Revised "Conversion time" of 12-bit A/D converter | |
| 9 | 3. Product Lineup | Added "Note" for accuracy of built-in CR | |
| 21,22,23, | 6. List of Pin Functions | Revised Pin number 30 and 31 of LQFP-32 and QFN-32 | |
| 24,25 | List of pin functions | Revised Fill Hullipel 30 and 31 of EQTF-32 and QTN-32 | |
| 22 | 6. List of Pin Functions | Revised Function description of SOT1_x(SDA1_x) | |
| 23 | List of pin functions | Revised Function description of 30 Ft_x(3DA1_x) | |
| 40 | 12. Memory Map | Revised from "MTB resister" to "MTB resister(SFR)" | |
| 40 | Memory map (1) | Revised from With resister to With resister(SFR) | |
| 41 | 12. Memory Map | Revised product name and RAM address | |
| 71 | Memory map (2) | Newsed product name and NAM address | |
| 46 | 14. Electrical Characteristics | Revised Analog pin input voltage | |
| 40 | 14.1 Absolute Maximum Ratings | Trevised Arialog pili ilipat voltage | |
| 47 | 14. Electrical Characteristics | Added note "*2" | |
| 71 | 14.2 Recommended Operating Conditions | Added Hote 2 | |
| | 14. Electrical Characteristics | Revised and added "Conditions" | |
| 48,49,50 | 14.3 DC Characteristics | Revised the value of "TBD" | |
| | 14.3.1 Current Rating | | |
| | 14. Electrical Characteristics | Revised the value of "Internal operating clock frequency" and "Internal | |
| 52 | 14.4 AC Characteristics | operating clock cycle time" | |
| | 14.4.1 Main Clock Input Characteristics | | |
| | 14. Electrical Characteristics | | |
| 54 | 14.4 AC Characteristics | Revised the value of "TBD" | |
| | 14.4.3 Built-in CR Oscillation Characteristics | | |
| | 14. Electrical Characteristics | | |
| | 14.4 AC Characteristics | • Revised the value of "TBD" | |
| 55 | 14.4.5 Operating Conditions of Main PLL(In the | Revised the maximum value of "Main PLL clock frequency" | |
| | case of using the built-in high-speed CR clock as the input clock of the main PLL) | | |
| | 14. Electrical Characteristics | | |
| 56 | 14.4 AC Characteristics | Revised the value of "TBD" | |
| 90 | 14.4.7 Power-on Reset Timing | Revised from "LVDL_minimum" to "VDH_minimum" | |
| | 14. Electrical Characteristics | | |
| 78 | 14.4 AC Characteristics | Revised the condition of "Noise filter" | |
| | 14.4.12 I2C Timing | Revised the note for noise filter | |
| | - · · · · · - · - · · · · · · · · · · · | Revised the value of "Conversion time", "Sampling time" and "Compare | |
| 80 | 14. Electrical Characteristics | clock cycle" | |
| | 14.5 12-bit A/D Converter | Revised the value of "State transition time to operation permission" | |
| | | Revised the note | |
| 83,84 | 14. Electrical Characteristics | D : 14 | |
| | 14.6 Low-voltage Detection Characteristics | Revised the value of SVHR and SVHI | |
| 85 | 14. Electrical Characteristics | Revised the value of "TBD" | |
| | 14.7 Flash Memory Write/Erase Characteristics | Revised the value of typical | |



DataSheet

| Page | Section | Change Results | |
|-------|---|---|--|
| 86,88 | 14. Electrical Characteristics14.8 Return Time from Low-PowerConsumption Mode | Revised the value of "TBD" | |
| 90 | 15. Ordering Information | Revised from "LCC-52P-M02" to "FPT-52P-M02" | |







Colophon

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for any use that includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion will not be liable to you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products.

Trademarks and Notice

The contents of this document are subject to change without notice. This document may contain information on a Spansion product under development by Spansion. Spansion reserves the right to change or discontinue work on any product without notice. The information in this document is provided as is without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement of third-party rights, or any other warranty, express, implied, or statutory. Spansion assumes no liability for any damages of any kind arising out of the use of the information in this document.

Copyright © 2013-2014 Spansion All rights reserved. Spansion[®], the Spansion logo, MirrorBit[®], MirrorBit[®] EclipseTM, ORNANDTM and combinations thereof, are trademarks and registered trademarks of Spansion LLC in the United States and other countries. Other names used are for informational purposes only and may be trademarks of their respective owners.