

December 1993 Revised January 2001

SCAN182245A Non-Inverting Transceiver with 25 Ω Series Resistor Outputs

General Description

The SCAN182245A is a high performance BiCMOS bidirectional line driver featuring separate data inputs organized into dual 9-bit bytes with byte-oriented output enable and direction control signals. This device is compliant with IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture with the incorporation of the defined boundary-scan test logic and test access port consisting of Test Data Input (TDI), Test Data Out (TDO), Test Mode Select (TMS), and Test Clock (TCK).

Features

- High performance BiCMOS technology
- \blacksquare 25 Ω series resistors in outputs eliminate the need for external terminating resistors
- Dual output enable control signals
- 3-STATE outputs for bus-oriented applications
- 25 mil pitch SSOP (Shrink Small Outline Package)
- IEEE 1149.1 (JTAG) Compliant
- Includes CLAMP, IDCODE and HIGHZ instructions
- Additional instructions SAMPLE-IN, SAMPLE-OUT and EXTEST-OUT
- Power Up 3-STATE for hot insert
- Member of Fairchild's SCAN Products

Ordering Code:

Order Number	Package Number	Package Description
SCAN182245ASSC	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide
SCAN182245AMTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code

Connection Diagram



Pin Descriptions

Pin Names	Description
A1 ₍₀₋₈₎	Side A1 Inputs or 3-STATE Outputs
B1 ₍₀₋₈₎	Side B1 Inputs or 3-STATE Outputs
A2 ₍₀₋₈₎	Side A2 Inputs or 3-STATE Outputs
B2 ₍₀₋₈₎	Side B2 Inputs or 3-STATE Outputs
G1, G2	Output Enable Pins (Active LOW)
DIR1, DIR2	Direction of Data Flow Pins

© 2001 Fairchild Semiconductor Corporation

DS011657

Truth Tables

Inp	uts		
G1 (Note 1)	DIR1	A1 ₍₀₋₈₎	B1 ₍₀₋₈₎
L	L	H +	– H
L	L	L +	– L
L	Н	Н -	→ H
L	Н	L -	→ L
Н	Χ	Z	Z

inp	uts		
G2 (Note 1)	DIR2	A2 ₍₀₋₈₎	B2 ₍₀₋₈₎
L	L	H +	– H
L	L	L +	– L
L	Н	Н -	→ H
L	Н	L -	→ L
Н	Х	Z	Z

X = Immaterial Z = High Impedance

Functional Description

The SCAN182245A consists of two sets of nine non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus-oriented applications. Direction pins (DIR1 and DIR2) LOW enables data from B Ports to A Ports,

when HIGH enables data from A Ports to B Ports. The Output Enable pins ($\overline{G1}$ and $\overline{G2}$) when HIGH disables both A and B Ports by placing them in a high impedance condition.

TYPE 2

BSR 0-8


TYPE2

BSR 73

TYPE1

INSTRUCTION 3-STATE

Block Diagrams



Note: BSR stands for Boundary Scan Register.

Note: BSR stands for Boundary Scan Register.

TO BSR[79] BYPASS REGISTER TDI -L INSTRUCTION 3-STATE

Tap Controller

H = HIGH Voltage Level

L = LOW Voltage Level

Note 1: Inactive-to-Active transition must occur to enable outputs upon power-up.

Description of BOUNDARY-SCAN Circuitry

The scan cells used in the BOUNDARY-SCAN register are one of the following two types depending upon their location. Scan cell TYPE1 is intended to solely observe system data, while TYPE2 has the additional ability to control system data

Scan cell TYPE1 is located on each system input pin while scan cell TYPE2 is located at each system output pin as well as at each of the two internal active-high output enable signals. AOE controls the activity of the A-outputs while BOE controls the activity of the B-outputs. Each will activate their respective outputs by loading a logic high.

The BYPASS register is a single bit shift register stage identical to scan cell TYPE1. It captures a fixed logic low.


Bypass Register Scan Chain Definition



SCAN182245A Product IDCODE (32-Bit Code per IEEE 1149.1)


Versio n	Entity	Part	Manufacture r	Required
		Number	ID	by 1149.1
0000	111111	000000000	00000001111	1
MSB				MSB

The INSTRUCTION register is an 8-bit register which captures the default value of 10000001 (SAMPLE/PRELOAD) during the CAPTURE-IR instruction command. The benefit of capturing SAMPLE/PRELOAD as the default instruction during CAPTURE-IR is that the user is no longer required to shift in the 8-bit instruction for SAMPLE/PRELOAD. The sequence of: CAPTURE-IR \rightarrow EXIT1-IR \rightarrow UPDATE-IR will update the SAMPLE/PRELOAD instruction. For more information refer to the section on instruction definitions.





Instruction Code	Instruction
00000000	EXTEST
10000001	SAMPLE/PRELOAD
10000010	CLAMP
00000011	HIGH-Z
01000001	SAMPLE-IN
01000010	SAMPLE-OUT
00100010	EXTEST-OUT
10101010	IDCODE
11111111	BYPASS
All Others	BYPASS







Scan Cell TYPE2









Description of BOUNDARY-SCAN Circuitry (Continued) BOUNDARY-SCAN Register Definition Index

Bit No.	Pin Name	Pin No.	Pin Type	Scan C	Cell Type	
79	DIR1	3	Input	TYPE1		
78	G1	54	Input	TYPE1		
77	AOE ₁		Internal	TYPE2		
76	BOE ₁		Internal	TYPE2	Control	
75	DIR2	26	Input	TYPE1	Signals	
74	G2	31	Input	TYPE1		
73	AOE ₂		Internal	TYPE2		
72	BOE ₂		Internal	TYPE2		
71	A1 ₀	55	Input	TYPE1		
70	A1 ₁	53	Input	TYPE1		
69	A1 ₂	52	Input	TYPE1		
68	3	50	Input	TYPE1		
67	A1 ₄	49	Input	TYPE1	A1-in	
66	A1 ₅	47	Input	TYPE1		
65	A1 ₆	46	Input	TYPE1		
64	A1 ₇	44	Input	TYPE1		
63	A1 ₈	43	Input	TYPE1		
62	A2 ₀	42	Input	TYPE1		
61	A2 ₁	41	Input	TYPE1		
60	A2 ₂	39	Input	TYPE1		
59	3	38	Input	TYPE1		
58	A2 ₄	36	Input	TYPE1	A2-in	
57	A2 ₅	35	Input	TYPE1		
56		33	Input	TYPE1		
55	A2 ₇	32	Input	TYPE1		
54	U	30	Input	TYPE1		
53	U	2	Output	TYPE2		
52	B1 ₁	4	Output	TYPE2		
51	B1 ₂	5	Output	TYPE2		
50	B1 ₃	7	Output	TYPE2		
49	B1 ₄	8	Output	TYPE2	B1-out	
48	3	10	Output	TYPE2		
47	B1 ₆	11	Output	TYPE2		
46	B1 ₇	13	Output	TYPE2		
45	B1 ₈	14	Output	TYPE2		
44	B2 ₀	15	Output	TYPE2		
43		16	Output	TYPE2		
42	_	18	Output	TYPE2		
41	B2 ₃	19	Output	TYPE2		
40	B2 ₄	21	Output	TYPE2	B2-out	
39	B2 ₅	22	Output	TYPE2		
38	B2 ₆	24	Output	TYPE2		
37	B2 ₇	25	Output	TYPE2		
36	B2 ₈	27	Output	TYPE2		

е	er Definition Index							
	Bit No.	Pin Name	Pin No.	Pin Type	Scan C	ell Type		
	35	B1 ₀	2	Input	TYPE1			
	34	B1 ₁	4	Input	TYPE1			
	33	B1 ₂	5	Input	TYPE1			
	32	B1 ₃	7	Input	TYPE1			
	31	B1 ₄	8	Input	TYPE1	B1-in		
	30	B1 ₅	10	Input	TYPE1			
	29	B1 ₆	11	Input	TYPE1			
	28	B1 ₇	13	Input	TYPE1			
	27	B1 ₈	14	Input	TYPE1			
	26	B2 ₀	15	Input	TYPE1			
	25	B2 ₁	16	Input	TYPE1			
	24	B2 ₂	18	Input	TYPE1			
	23	B2 ₃	19	Input	TYPE1			
	22	B2 ₄	21	Input	TYPE1	B2-in		
	21	B2 ₅	22	Input	TYPE1			
	20	B2 ₆	24	Input	TYPE1			
	19	B2 ₇	25	Input	TYPE1			
	18	B2 ₈	27	Input	TYPE1			
	17	A1 ₀	55	Output	TYPE2			
	16	A1 ₁	53	Output	TYPE2			
	15	A1 ₂	52	Output	TYPE2			
	14	A1 ₃	50	Output	TYPE2			
	13	A1 ₄	49	Output	TYPE2	A1-out		
	12	3	47	Output	TYPE2			
	11	A1 ₆	46	Output	TYPE2			
	10	A1 ₇	44	Output	TYPE2			
	9	A1 ₈	43	Output	TYPE2			
	8	A2 ₀	42	Output	TYPE2			
	7	A2 ₁	41	Output	TYPE2			
	6	A2 ₂	39	Output	TYPE2			
	5	A2 ₃	38	Output	TYPE2			
	4	A2 ₄	36	Output	TYPE2	A2-out		
	3	A2 ₅	35	Output	TYPE2			
	2	A2 ₆	33	Output	TYPE2			
	1	A2 ₇	32	Output	TYPE2			
	0	A2 ₈	30	Output	TYPE2			

SCAN ABT Live Insertion and Power Cycling Characteristics

SCAN ABT is intended to serve in Live Insertion backplane applications. It provides 2nd Level Isolation which indicates that while external circuitry to control the output enable pin is unnecessary, there may be a need to implement differential length backplane connector pins for $V_{\rm CC}$ and GND. As well, pre-bias circuitry for backplane pins may be necessary to avoid capacitive loading effects during live insertion.

SCAN ABT provides control of output enable pins during power cycling via the circuit in Figure 1. It essentially controls the \overline{G}_n pin until V_{CC} reaches a known level.

During power-up, when V_{CC} ramps through the 0.0V to 0.7V range, all internal device circuitry is inactive, leaving output and I/O pins of the device in high impedance. From approximately 0.8V to 1.8V V_{CC} , the Power-On-Reset circuitry, (POR), in Figure 1 becomes active and maintains device high impedance mode. The POR does this by providing a low from its output that resets the flip-flop The output, \overline{Q} , of the flip-flop then goes high and disables the NOR gate from an incidental low input on the \overline{G}_n pin. After 1.8V V_{CC} , the POR circuitry becomes inactive and ceases to

control the flip-flop. To bring the device out of high impedance, the \overline{G}_n input must receive an inactive-to-active transition, a high-to-low transition on \overline{G}_n in this case to change the state of the flip-flop. With a low on the \overline{Q} output of the flip-flop, the NOR gate is free to allow propagation of a \overline{G}_n signal.


During power-down, the Power-On-Reset circuitry will become active and reset the flip-flop at approximately 1.8V V $_{CC}$. Again, the \overline{Q} output of the flip-flop returns to a high and disables the NOR gate from inputs from the \overline{G}_n pin. The device will then remain in high impedance for the remaining ramp down from 1.8V to 0.0V V $_{CC}$.

Some suggestions to help the designer with live insertion issues:

- The G

 _n pin can float during power-up until the Power-On-Reset circuitry becomes inactive.

The description of the functionality of the Power-On-Reset circuitry can best be described in the diagram of Figure 2.



Absolute Maximum Ratings(Note 2)

 $\begin{array}{ll} \mbox{Storage Temperature} & -65\mbox{°C to } +150\mbox{°C} \\ \mbox{Ambient Temperature under Bias} & -55\mbox{°C to } +125\mbox{°C} \\ \end{array}$

Junction Temperature under Bias

V_{CC} Pin Potential to Ground Pin

Input Voltage (Note 3)

Input Current (Note 3)

-30 mA to +5.0 mA

Input Current (Note 3)
Voltage Applied to Any Output

in the Disabled or

Power-Off State -0.5V to +5.5V in the HIGH State -0.5V to V_{CC}

Current Applied to Output

in LOW State (Max) Twice the Rated I_{OL} (mA)

DC Latchup Source Current -500 mA

Over Voltage Latchup (I/O) 10V ESD (HBM) Min. 2000V

Recommended Operating Conditions

Note 2: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation

under these conditions is not implied.

Note 3: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Paramet	er	v_{cc}	Min	Тур	Max	Units	Conditions
V _{IH}	Input HIGH Voltage			2.0			V	Recognized HIGH Signal
V _{IL}	Input LOW Voltage					0.8	V	Recognized LOW Signal
V _{CD}	Input Clamp Diode Volta	ige	Min			-1.2	V	I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage		Min	2.5			V	$I_{OH} = -3 \text{ mA}$
		•	Min	2.0			V	$I_{OH} = -32 \text{ mA}$
V _{OL}	Output LOW Voltage		Min			8.0	V	I _{OL} = 15 mA
I _{IH}	Input HIGH Current	All Others	Max			5	μΑ	V _{IN} = 2.7V (Note 4)
		All Others	Max			5	μΑ	$V_{IN} = V_{CC}$
		TMS, TDI	Max			5	μΑ	$V_{IN} = V_{CC}$
I _{BVI}	Input HIGH Current Brea	akdown Test	Max			7	μΑ	V _{IN} = 7.0V
I _{BVIT}	Input HIGH Current Brea	akdown Test (I/O)	Max			100	μΑ	V _{IN} = 5.5V
I _{IL}	Input LOW Current	All Others	Max			-5	μΑ	V _{IN} = 0.5V (Note 4)
		All Others	Max			-5	μΑ	V _{IN} = 0.0V
		TMS, TDI	Max			-385	μΑ	V _{IN} = 0.0V
V_{ID}	Input Leakage Test		0.0	4.75			V	$I_{ID} = 1.9 \mu A$
								All Other Pins Grounded
I _{IH} + I _{OZH}	Output Leakage Current		Max			50	μΑ	V _{OUT} = 2.7V
I _{IL} + I _{OZL}	Output Leakage Current		Max			-50	μΑ	V _{OUT} = 0.5V
I _{OZH}	Output Leakage Current		Max			50	μΑ	V _{OUT} = 2.7V
I _{OZL}	Output Leakage Current		Max			-50	μΑ	V _{OUT} = 0.5V
Ios	Output Short-Circuit Cur	rent	Max	-100		-275	mA	V _{OUT} = 0.0V
I _{CEX}	Output HIGH Leakage C	Current	Max			50	μΑ	$V_{OUT} = V_{CC}$
I _{ZZ}	Bus Drainage Test		0.0			100	μΑ	V _{OUT} = 5.5V, All Others GND
I _{CCH}	Power Supply Current		Max			250	μΑ	$V_{OUT} = V_{CC}$; TDI, TMS = V_{CC}
			Max			1.0	mA	$V_{OUT} = V_{CC}$; TDI, TMS = GND
I _{CCL}	Power Supply Current		Max				mA	V _{OUT} = LOW; TDI, TMS = V _{CC}
			Max			65.8	mA	V _{OUT} = LOW; TDI, TMS = GND
I _{CCZ}	Power Supply Current		Max			250	μΑ	TDI, TMS = V _{CC}
			Max			1.0	mA	TDI, TMS = GND
I _{CCT}	Additional I _{CC} /Input							
		All Other Inputs	Max			2.9	mA	$V_{IN} = V_{CC} - 2.1V$
		TDI, TMS inputs	Max			3	mA	$V_{IN} = V_{CC} - 2.1V$
I _{CCD}	Dynamic I _{CC}	No Load	Max			0.2	mA/	Outputs Open
							MHz	One Bit Toggling, 50% Duty Cycle

AC Electrical Characteristics

Normal Operation:

		v _{cc}	T _A	= -40°C to +8	5°C	
Symbol	Parameter	(V)		$\textbf{C}_{\boldsymbol{L}} = \textbf{50 pF}$		Units
		(Note 5)	Min	Тур	Max	
t _{PLH}	Propagation Delay	5.0	1.0	3.1	5.2	
t _{PHL}	A to B, B to A	5.0	1.5	4.4	6.5	ns
t _{PLZ}	Disable Time	5.0	1.5	4.8	8.6	ns
t _{PHZ}		5.0	1.5	5.2	8.9	115
t _{PZL}	Enable Time	5.0	1.5	5.5	9.1	ns
t _{PZH}		5.0	1.5	4.6	8.2	113

Note 5: Voltage Range 5.0V ± 0.5V

AC Electrical Characteristics

Scan Test Operation

		V _{CC}	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			
Symbol	Parameter	(V)		$\textbf{C}_{\textbf{L}} = \textbf{50 pF}$		Units
		(Note 6)	Min	Тур	Max	
t _{PLH}	Propagation Delay	5.0	2.9	6.1	10.2	
t _{PHL}	TCK to TDO	5.0	4.2	7.7	12.1	ns
t _{PLZ}	Disable Time	5.0	2.1	5.9	10.7	ns
t_{PHZ}	TCK to TDO	3.0	3.3	7.4	12.5	115
t _{PZL}	Enable Time	5.0	4.6	8.7	13.7	ns
t _{PZH}	TCK to TDO	3.0	2.8	6.8	11.5	115
t _{PLH}	Propagation Delay	5.0	2.8	6.3	10.7	ns
t _{PHL}	TCK to Data Out during Update-DR State		4.5	8.2	13.0	115
t _{PLH}	Propagation Delay	5.0	3.3	7.2	12.2	ns
t _{PHL}	TCK to Data Out during Update-IR State	3.0	5.0	9.3	14.8	115
t _{PLH}	Propagation Delay	5.0	3.7	8.4	14.0	ns
t _{PHL}	TCK to Data Out during Test Logic Reset State	3.0	5.7	10.8	17.2	113
t _{PLZ}	Disable Time	5.0	2.8	7.6	13.9	ns
t_{PHZ}	TCK to Data Out during Update-DR State	5.0	3.5	8.4	14.5	115
t _{PLZ}	Disable Time	5.0	3.6	8.7	15.1	ns
t_{PHZ}	TCK to Data Out during Update-IR State	3.0	3.8	9.2	15.9	115
t _{PLZ}	Disable Time	5.0	4.0	9.8	17.1	ns
t_{PHZ}	TCK to Data Out during Test Logic Reset State	3.0	4.2	9.9	16.6	113
t _{PZL}	Enable Time	5.0	4.4	9.3	15.5	ns
t_{PZH}	TCK to Data Out during Update-DR State	3.0	3.0	7.5	13.3	115
t _{PZL}	Enable Time	5.0	5.2	10.7	17.4	ns
t_{PZH}	TCK to Data Out during Update-IR State	3.0	3.9	9.0	15.4	110
t _{PZL}	Enable Time	5.0	5.7	12.0	19.8	ns
t _{PZH}	TCK to Data Out during Test Logic Reset State	3.0	3.0	10.2	17.6	113

Note 6: Voltage Range $5.0V \pm 0.5V$

Note: All Propagation Delays involving TCK are measured from the falling edge of TCK.

AC Operating Requirements

Scan Test Operation

Symbol	Parameter	V _{CC} (V) (Note 7)	$T_A = -40$ °C to +85°C $C_L = 50$ pF Guaranteed Minimum	Units
t _S	Setup Time Data to TCK (Note 8)	5.0	4.8	ns
t _H	Hold Time Data to TCK (Note 8)	5.0	2.5	ns
t _S	Setup Time, H or L G1, G2 to TCK (Note 9)	5.0	4.1	ns
t _H	Hold Time, H or L TCK to G1, G2 (Note 9)	5.0	1.7	ns
t _S	Setup Time, H or L DIR1, DIR2 to TCK (Note 10)	5.0	4.2	ns
t _H	Hold Time, H or L TCK to DIR1, DIR2 (Note 10)	5.0	2.3	ns
t _S	Setup Time Internal OE to TCK (Note 11)	5.0	3.8	ns
t _H	Hold Time, H or L TCK to Internal OE (Note 10)	5.0	2.3	ns
t _S	Setup Time, H or L TMS to TCK	5.0	8.7	ns
t _H	Hold Time, H or L TCK to TMS	5.0	1.5	ns
t _S	Setup Time, H or L TDI to TCK	5.0	6.7	ns
t _H	Hold Time, H or L TCK to TDI	5.0	5.0	ns
t_{W}	Pulse Width TCK: H	5.0	10.2 8.5	ns
f _{MAX}	Maximum TCK Clock Frequency	5.0	50	MHz
t _{PU}	Wait Time, Power Up to TCK	5.0	100	ns
t _{DN}	Power Down Delay	0.0	100	ms

 $\textbf{Note 8:} \ \, \textbf{Timing pertains to the TYPE1 BSR and TYPE2 BSR after the buffer (BSR 0-8, 9-17, 18-26, 27-35, 36-44, 45-53, 54-62, 63-71). \\$

Note 9: Timing pertains to BSR 74 and 78 only.

Note 10: Timing pertains to BSR 75 and 79 only.


Note 11: Timing pertains to BSR 72, 73, 76 and 77 only.


Note: All Input Timing Delays involving TCK are measured from the rising edge of TCK.

Capacitance

Symbol	Parameter	Тур	Units	Conditions, T _A = 25°C
C _{IN}	Input Capacitance	5.9	pF	$V_{CC} = 0.0V (\overline{G}_n, DIR_n)$
C _{I/O} (Note 12)	Output Capacitance	13.7	pF	$V_{CC} = 5.0V (A_n, B_n)$

Note 12: C_{I/O} is measured at frequency f = 1 MHz, per MIL-STD-883B, Method 3012.





Package Number MTD56

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.