


Product Description

Stanford Microdevices' SGA-4586 is a high performance cascadeable 50-ohm amplifier designed for operation at voltages as low as 3.6V. This RFIC uses the latest Silicon Germanium Heterostructure Bipolar Transistor (SiGe HBT) process featuring 1 micron emitters with F_T up to 50 GHz.

This circuit uses a darlington pair topology with resistive feedback for broadband performance as well as stability over its entire temperature range. Internally matched to 50 ohm impedance, the SGA-4586 requires only DC blocking and bypass capacitors for external components.



SGA-4586

DC-4000 MHz Silicon Germanium HBT Cascadeable Gain Block



Product Features

- DC-4000 MHz Operation
- Single Voltage Supply
- High Output Intercept: +29 dBm typ. at 850 MHz
- Low Current Draw: 45mA at 3.6V typ.
- Low Noise Figure: 1.7dB typ. at 850 MHz

Applications

- Oscillator Amplifiers
- PA for Low Power Applications
- IF/ RF Buffer Amplifier
- Drivers for CATV Amplifiers

Symbol	Parameters: Test Conditions: $Z_0 = 50 \text{ Ohms}$, $I_b = 45 \text{ mA}$, $T = 25^\circ\text{C}$		Units	Min.	Typ.	Max.
P_{1dB}	Output Power at 1dB Compression	f = 850 MHz f = 1950 MHz f = 2400 MHz	dBm dBm dBm		16.5 13.7 12.7	
IP_3	Third Order Intercept Point Power out per tone = 0 dBm	f = 850 MHz f = 1950 MHz f = 2400 MHz	dBm dBm dBm		28.6 27.7 26.3	
S_{21}	Small Signal Gain	f = 850 MHz f = 1950 MHz f = 2400 MHz	dB dB dB		24.1 18.6 17.0	
Bandwidth	(Determined by S_{11} , S_{22} Values)		MHz		4000	
S_{11}	Input VSWR	f = DC-4000 MHz	-		1.40:1	
S_{22}	Output VSWR	f = DC-4000 MHz	-		1.30:1	
S_{12}	Reverse Isolation	f = 850 MHz f = 1950 MHz f = 2400 MHz	dB dB dB		27.1 22.0 20.3	
NF	Noise Figure, $Z_0 = 50 \text{ Ohms}$	f = 1950 MHz	dB		1.9	
V_{DD}	Device Voltage		V		3.6	
R_{th}	Thermal Resistance (junction - lead)		$^\circ\text{C/W}$		97	



Absolute Maximum Ratings

Operation of this device above any one of these parameters may cause permanent damage.


Bias Conditions should also satisfy the following expression:

$$I_D V_D (\text{max}) < (T_J - T_{OP})/R_{th, j-l}$$

Parameter	Value	Unit
Supply Current	90	mA
Operating Temperature	-40 to +85	C
Maximum Input Power	+5	dBm
Storage Temperature Range	-40 to +150	C
Operating Junction Temperature	+150	C

Key parameters, at typical operating frequencies:


Parameter	Typical		Test Condition ($I_D = 45 \text{ mA}$, unless otherwise noted)
	25°C	Unit	
500 MHz			
Gain	26.3	dB	$Z_S = 50 \text{ Ohms}$ Tone spacing = 1 MHz, Pout per tone = 0 dBm
Noise Figure	1.7	dB	
Output IP3	27.7	dBm	
Output P1dB	16.3	dBm	
Input Return Loss	16.1	dB	
Isolation	28.4	dB	
850 MHz			
Gain	24.1	dB	$Z_S = 50 \text{ Ohms}$ Tone spacing = 1 MHz, Pout per tone = 0 dBm
Noise Figure	1.7	dB	
Output IP3	28.6	dBm	
Output P1dB	16.5	dBm	
Input Return Loss	15.6	dB	
Isolation	27.1	dB	
1950 MHz			
Gain	18.6	dB	$Z_S = 50 \text{ Ohms}$ Tone spacing = 1 MHz, Pout per tone = 0 dBm
Noise Figure	1.9	dB	
Output IP3	27.7	dBm	
Output P1dB	13.7	dBm	
Input Return Loss	18.7	dB	
Isolation	22.0	dB	
2400 MHz			
Gain	17.0	dB	$Z_S = 50 \text{ Ohms}$ Tone spacing = 1 MHz, Pout per tone = 0 dBm
Noise Figure	2.3	dB	
Output IP3	26.3	dBm	
Output P1dB	12.7	dBm	
Input Return Loss	20.0	dB	
Isolation	20.3	dB	

Pin #	Function	Description	Device Schematic
1	RF IN	RF input pin. This pin requires the use of an external DC blocking capacitor chosen for the frequency of operation.	
2	GND	Connection to ground. Use via holes for best performance to reduce lead inductance. Place vias as close to ground leads as possible.	
3	RF OUT/vcc	RF output and bias pin. Bias should be supplied to this pin through an external series resistor and RF choke inductor. Because DC biasing is present on this pin, a DC blocking capacitor should be used in most applications (see application schematic). The supply side of the bias network should be well bypassed.	
4	GND	Same as Pin 2.	


Application Schematic for Operation at 850 MHz

Recommended Bias Resistor Values				
Supply Voltage (Vs)	5V	7.5V	9V	12V
Rbias (Ohms)	30	91	120	180

For 7.5V operation or higher, a resistor with a power handling capability of 1/2W or greater is recommended.









Application Schematic for Operation at 1950 MHz

















Preliminary
SGA-4586 DC-4000 MHz 3.6V SiGe Amplifier





Preliminary
SGA-4586 DC-4000 MHz 3.6V SiGe Amplifier





Part Number Ordering Information

Part Number	Reel Size	Devices/Reel
SGA-4586	13"	3000




Caution ESD Sensitive:

Appropriate precautions in handling, packaging and testing devices must be observed.


Part Symbolization

The part will be symbolized with an "A45" designator on the top surface of the package.




Evaluation Board Layout

PCB Pad Layout




Package Dimensions



Component Tape and Reel Packaging

Tape Dimensions

For 86 Outline



DESCRIPTION		SYMBOL	SIZE (MM)
Cavity	Length	A	6.10 ± 0.10
	Width	B	6.20 ± 0.10
	Socket	H	3.10 ± 0.10
	Depth	K	2.00 ± 0.10
	Pitch	P	8.00 ± 0.10
	Bottom Hole diameter	D ₁	1.50 min.
Perforation	Diameter	D ₀	1.50 ± 0.10
	Pitch	P ₀	4.00 ± 0.10
	Position	E	1.75 ± 0.10
Cover Tape	Width	C	9.10 ± 0.25
	Tape Thickness	t	0.05 ± 0.01
Carrier Tape	Width	W	12.00 ± 0.30
	Tape Thickness	T	0.30 ± 0.05
Distance	Cavity to Perforation (Width Direction)	F	5.50 ± 0.05
	Cavity to Perforation (Length Direction)	P ₂	2.00 ± 0.05