

N-Channel Synchronous MOSFETs with Break-Before-Make

FEATURES

- 0- to 30-V Operation
- Driver Impedance— $3\ \Omega$
- Undervoltage Lockout
- Fast Switching Times
- 30-V MOSFETs

- High Side: $0.0375\ \Omega$ @ $V_{DD} = 4.5\text{ V}$
- Low Side: $0.029\ \Omega$ @ $V_{DD} = 4.5\text{ V}$
- Switching Frequency: 250 kHz to 1 MHz
- Integrated Schottky




Pb-free
Available

DESCRIPTION

The Si4724CY n-channel synchronous MOSFET with break-before-make (BBM) is a high speed driver designed to operate in high frequency dc-dc switchmode power supplies. It's purpose is to simplify the use of n-channel MOSFETs in high frequency buck regulators. This device is designed to be used with any single output PWM IC or ASIC to produce a

highly efficient low cost synchronous rectifier converter. A synchronous enable pin (disable = low, enable = high) controls the synchronous function for light load conditions. The Si4724CY is packaged in Vishay Siliconix's high performance LITTLE FOOT® SO-16 package.

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)				
Parameter		Symbol	Steady State	Unit
Logic Supply		V_{DD}	7	V
Logic Inputs		V_{IN}	-0.7 to $V_{DD} + 0.3$	
Drain Voltage		V_{D1}	30	
Bootstrap Voltage		V_{BOOT}	$V_{S1} + 7$	
Synchronous Pin Voltage		V_{SYNC}	-0.7 to $V_{DD} + 0.3$	
Continuous Drain Current	$T_A = 25^\circ\text{C}$	I_{D1}	5.1	A
	$T_A = 70^\circ\text{C}$		4.09	
	$T_A = 25^\circ\text{C}$	I_{D2}	6.5	
	$T_A = 70^\circ\text{C}$		5.2	
Maximum Power Dissipation ^a		P_D	1.2	W
Operating Junction and Storage Temperature Range	Driver	T_J, T_{stg}	-65 to 125	$^\circ\text{C}$
	MOSFETs		-65 to 150	

Notes

a. Surface mounted on 1" x 1" FR4 board, full copper two sides.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS			
Parameter	Symbol	Steady State	Unit
Drain Voltage	V _{D1}	0 to 30	V
Logic Supply	V _{DD}	4.5 to 5.5	
Input Logic High Voltage	V _{IH}	0.7 × V _{DD} to V _{DD}	
Input Logic Low Voltage	V _{IL}	−0.3 to 0.3 × V _{DD}	
Bootstrap Capacitor	C _{BOOT}	100 n to 1 μ	F
Ambient Temperature	T _A	−40 to 85	°C

THERMAL RESISTANCE RATINGS					
Parameter		Symbol	Typical	Maximum	Unit
Highside Junction-to-Ambient ^a	Steady State	R _{thJA1}	85	105	°C/W
Lowside Junction-to-Ambient ^a		R _{thJA2}	68	85	
Highside Junction-to-Foot (Drain) ^b		R _{thJF1}	28	35	
Lowside Junction-to-Foot (Drain) ^b		R _{thJF2}	19	24	

Notes

a. Surface Mounted on 1" x 1" FR4 Board.

b. Junction-to-foot thermal impedance represents the effective thermal impedance of all heat carrying leads in parallel and is intended for use in conjunction with the thermal impedance of the PC board pads to ambient ($R_{thJA} = R_{thJF} + R_{thPCB-A}$). It can also be used to estimate chip temperature if power dissipation and the lead temperature of a heat carrying (drain) lead is known.



SPECIFICATIONS							
Parameter	Symbol	Test Conditions Unless Specified T _A = 25°C 4.5 V < V _{DD} < 5.5 V, 4.5 V < V _{D1} < 30 V		Limits			Unit
				Min	Typ	Max	
Power Supplies							
Logic Voltage	V _{DD}			4.5		5.5	V
Logic Current	I _{DD} (EN)	V _{DD} = 4.5 V, V _{IN} = 4.5 V			280	500	μA
	I _{DD} (DIS)	V _{DD} = 4.5 V, V _{IN} = 0 V			220	500	
Logic Input							
Logic Input Voltage (V _{IN})	High	V _{IH}	V _{DD} = 4.5 V –40°C ≤ T _A ≤ 85°C	3.15	2.3		V
	Low	V _{IL}		–0.3	2.25	0.8	
Protection							
Break-Before-Make Reference	V _{BBM}	V _{DD} = 5.5 V			2.4		V
Undervoltage Lockout	V _{UVLO}	SYNC = 4.5 V		3.75	4	4.25	
Undervoltage Lockout Hysteresis	V _H				0.4		
MOSFET Drivers							
Driver Impedance	R _{DR1}	V _{DD} = 4.5 V	Driver 1		3		Ω
	R _{DR2}		Driver 2		2		
MOSFETs							
Drain-Source Voltage	V _{DS}	I _D = 250 μA		30			V
Drain-Source On-State Resistance ^a	r _{DS(on)1}	V _{DD} = 4.5 V, I _D = 5 A T _A = 25°C	Q1		30	37.5	mΩ
	r _{DS(on)2}		Q2		24	29	
Diode Forward Voltage ^a	V _{SD1}	I _S = 2 A, V _{GS} = 0 V	Q1		0.7	1.1	V
	V _{SD2}		Q2		0.7	1.1	
Dynamic ^b (Unless Specified—F _s = 250 kHz, V _{IN} = 12 V. V _{DD} = 5 V, I = 5 A, Refer to Switching Test Setup)							
Turn-Off Delay	t _{d(off)1}	See Timing Diagram	V _{IN} to G ₁		28	56	ns
	t _{d(off)2}		V _{IN} to G ₂		17	40	
Δt	Δt _{1–2}		G ₁ to G ₂		16	32	
	Δt _{2–1}		G ₂ to G ₁		38	80	
Source-Drain Reverse Recovery Time—Q ₂	t _{frr}	I _F 2.7 A, di/dt = 100 A/μs			50	80	

Notes

- a. Pulse test: pulse width $\leq 300\text{ }\mu\text{s}$; duty cycle $\leq 2\%$.
b. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

SCHOTTKY SPECIFICATIONS ($T_J = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)						
Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Forward Voltage Drop	V_F	$I_F = 1.0\text{ A}$		0.47	0.50	V
		$I_F = 1.0\text{ A}, T_J = 125^\circ\text{C}$		0.36	0.42	
Maximum Reverse Leakage Current	I_{rm}	$V_r = 30\text{ V}$		0.004	0.100	mA
		$V_r = 30\text{ V}, T_J = 100^\circ\text{C}$		0.7	10	
		$V_r = -30\text{ V}, T_J = 125^\circ\text{C}$		3.0	20	
Junction Capacitance	C_T	$V_r = 10\text{ V}$		50		pF

FIGURE 1.

PIN DESCRIPTION		
Pin Number	Symbol	Description
1, 2	D ₁	Highside MOSFET Drain
3	GND	Ground
4	IN	Input Logic Signal
5	SYNC EN	Synchronous Enable
6, 7, 8	S ₂	Lowside MOSFET Source
9, 10, 11, 12	D ₂	Lowside MOSFET Drain
13	V _{DD}	Logic Supply, decoupling to GND with a cap is strongly recommended.
14	C _{BOOT}	Bootstrap Capacitor For Upper MOSFET
15, 16	S ₁	Highside MOSFET Source

TIMING DIAGRAM




FIGURE 2. Δt_{1-2}




FIGURE 3. Δt_{2-1}

SWITCHING TEST SETUP











FIGURE 4.

TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)




TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)


Single Pulse Power, Junction-to-Foot (Q_1)




Single Pulse Power, Junction-to-Ambient (Q_1)




Single Pulse Power, Junction-to-Foot (Q_2)






Single Pulse Power, Junction-to-Ambient (Q_2)



Normalized Thermal Transient Impedance, Junction-to-Ambient (Q_1)



TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg71863>.



Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.