


P-Channel 20-V (D-S) MOSFET

PRODUCT SUMMARY				
V _{DS} (V)	$R_{DS(on)}\left(\Omega\right)$ $I_{D}\left(A\right)$			
- 20	0.045 at $V_{GS} = -4.5 \text{ V}$	- 6.2		
	0.060 at V _{GS} = - 2.5 V	- 5.4		
	0.082 at V _{GS} = - 1.8 V	- 4.6		

FEATURES


- Halogen-free According to IEC 61249-2-21 Available
- ESD Protected^b 5000 V





Ordering Information: Si5461EDC-T1-E3 (Lead (Pb)-free)

Si5461EDC-T1-GE3 (Lead (Pb)-free and Halogen-free)



P-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS T _A = 25 °C, unless otherwise noted						
Parameter		Symbol	5 s	Steady State	Unit	
Drain-Source Voltage		V _{DS}	- 20		٧	
Gate-Source Voltage		V _{GS}	± 12			
Continuous Drain Current /T 150 °C\3	T _A = 25 °C	- I _D	- 6.2	- 4.5		
Continuous Drain Current (T _J = 150 °C) ^a	T _A = 85 °C		- 4.5	- 3.2		
Pulsed Drain Current		I _{DM}	- 20		Α	
Continuous Source Current ^a		I _S	- 2.1	- 1.1		
Mariana Barra Birata di ad	T _A = 25 °C	P _D	2.5	1.3	W	
Maximum Power Dissipation ^a	T _A = 85 °C		1.3	0.7		
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to 150		°C	
Soldering Recommendations (Peak Temperature) ^{c, d}			260			

THERMAL RESISTANCE RATINGS					
Parameter		Symbol	Typical	Maximum	Unit
Manianum lumation to Ambienti	t ≤ 5 s	- R _{thJA}	40	50	°C/W
Maximum Junction-to-Ambient ^a	Steady State		80	95	
Maximum Junction-to-Foot (Drain)	Steady State	R_{thJF}	15	20	

Notes:

- a. Surface Mounted on 1" x 1" FR4 board.
- b. When using HBM. The MM rating is 300 V.
- c. See Reliability Manual for profile. The ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- d. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.

Vishay Siliconix




SPECIFICATIONS T _J = 25 °C, unless otherwise noted							
Parameter	Symbol	Test Conditions Min. T		Тур.	Max.	Unit	
Static							
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}$, $I_D = -250 \mu A$	- 0.45			V	
Gate-Body Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 4.5 \text{ V}$			± 1.5		
Zero Gate Voltage Drain Current		V _{DS} = - 16 V, V _{GS} = 0 V			- 1	μΑ	
	I _{DSS}	V _{DS} = - 16 V, V _{GS} = 0 V, T _J = 85 °C			- 5	1	
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \le -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	- 20			Α	
		V _{GS} = - 4.5 V, I _D = - 5.0 A		0.037	0.045		
Drain-Source On-State Resistance ^a	R _{DS(on)}	V _{GS} = - 2.5 V, I _D = - 4.0 A		0.050	0.060	Ω	
		V _{GS} = - 1.8 V, I _D = - 2 A		0.066	0.082		
Forward Transconductance ^a	9 _{fs}	V _{DS} = - 5 V, I _D = - 5.0 A		12		S	
Diode Forward Voltage ^a	V _{SD}	I _S = - 1.1 A, V _{GS} = 0 V		- 0.7	- 1.2	V	
Dynamic ^b							
Total Gate Charge	Qg			12.5	20		
Gate-Source Charge	Q _{gs}	$V_{DS} = -10 \text{ V}, V_{GS} = -4.5 \text{ V}, I_{D} = -5.0 \text{ A}$		2.0		nC	
Gate-Drain Charge	Q_{gd}			4.0			
Turn-On Delay Time	t _{d(on)}			2.5	3.5		
Rise Time	t _r	V_{DD} = - 10 V, R_L = 10 Ω		4.5	8.0		
Turn-Off Delay Time	t _{d(off)}	$I_D\cong$ - 1 A, $V_{GEN}=$ - 4.5 V, $R_G=6~\Omega$		27	40	ns	
Fall Time	t _f			15	25		


Notes:

- a. Pulse test; pulse width \leq 300 $\mu s,$ duty cycle \leq 2 %.
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted














TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



On-Resistance vs. Drain Current







3000 2500 C - Capacitance (pF) Ciss 2000 1500 1000 Coss 500 $\mathsf{C}_{\mathsf{rss}}$ 0 0 8 12 16 20

V_{DS} - Drain-to-Source Voltage (V)

Capacitance



On-Resistance vs. Junction Temperature




On-Resistance vs. Gate-to-Source Voltage

Vishay Siliconix


VISHAY

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted





TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Normalized Thermal Transient Impedance, Junction-to-Foot

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg271413.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Revision: 18-Jul-08

Document Number: 91000 www.vishay.com