HALOGEN

FREE



28 V, 99 m Ω , Load Switch with Programmable Current Limit and Slew Rate Control

OPERATION DESCRIPTION

The SiP32430 is a load switch integrates multiple control features that simplify the design and increase the reliability of the circuitry connected to the switch. The SiP32430 is designed to operate in the 6 V to 28 V range.

An internally generated gate drive voltage ensures low switch resistance over the wind input voltage operating range.

The SiP32430 has a slew rate control circuit that programs the switch turn-on time to the value set by an external capacitor.

An over-current protection circuit (OCP) continuously monitors the current through the load switch. When the over current protection is triggered, the circuit controls the switch impedance to clamp the current to the level programmed by an external resistor. The trigger current is typically 8 % over the set current limit. In case the over-current condition persists for more than 7 ms, the switch shuts off automatically.

The SiP32430 has an over temperature protection circuit (OTP) which will shut the switch off immediately if the junction temperature exceeds over temperature limit of typically 150 °C. The OTP circuit will release the switch when the temperature has decreased by about 20 °C of hysteresis.

When an OCP or an OTP fault condition is detected the FLG pin is pulled low. The fault flag will release 150 ms after the fault condition is cleared, and the switch will automatically turn on at the programmed slew rate.

The SiP32430 features a low voltage control logic interface which can be controlled without the need for level shifting. It also includes a power good flag.

The SiP32430 is available in a space efficient DFN10 of 3 mm x 3 mm package.

FEATURES

- 6 V to 28 V operation
- Programmable soft start
- Programmable current limit
- Over temperature protection
- ON resistance 99 mΩ
- Power good, when V_{OUT} reaches 90 % of V_{IN}
- OCP / OTP fault flag
- Under voltage lockout: 4.8 V / 5.4 V (typ. / max.)
- If no OTP, auto re-try to soft turn on 150 ms after the switch protected OFF
- Package: DFN10 3 mm x 3 mm
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912

APPLICATIONS

- Personal computers
- Lighting
- Flat panel displays
- · Game consoles
- Industrial
- Network communication
- Data storage

TYPICAL APPLICATION CIRCUIT




Fig. 1 - SiP32430 Typical Application Circuit



Vishay Siliconix

ORDERING INFORMATION						
TEMPERATURE RANGE	PACKAGE	MARKING	PART NUMBER			
-40 °C to +85 °C	DFN10 3 mm x 3 mm	2430	SiP32430DN-T1-GE4			

Note

GE4 denotes halogen-free and RoHS-compliant

ABSOLUTE MAXIMUM RATINGS					
PARAMETER	LIMIT	UNIT			
Input Voltage (V _{IN})	-0.3 to 30				
Output Voltage (V _{OUT})	-0.3 to V _{IN} + 0.3 V				
PG Voltage	-0.3 to 30	V			
FLG Voltage	-0.3 to 30				
EN Voltage	-0.3 to 6				
Maximum Continuous Switch Current	3.2	A			
ESD Rating (HBM)	4000	V			
Maximum Junction Temperature	150	°C			
Storage Temperature	-55 to +150				
Thermal Resistance (thJA) a	88	°C/W			
Power Dissipation (P _D) a, b	1.42	W			

Notes

- a. Device mounted with all lead and power pad soldered or welded to PCB.
- b. Derate 11.4 mW/°C above $T_A = 25$ °C.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING RANGE						
PARAMETER	LIMIT	UNIT				
Input Voltage (V _{IN})	6 to 28					
V _{SS}	0 to 6					
V _{OUT}	0 to 28	V				
EN	0 to 6	V				
FLG. PG	0 to V _{IN}					
I _{LIM}	0 to 6					
Current Limit	0.1 to 1	A				
Operating Temperature Range	-40 to +85	°C				



Vishay Siliconix

PARAMETER	SYMBOL	TEST CONDITIONS UNLESS SPECIFIED $V_{IN} = 12 \text{ V}, V_{EN} = 2.4 \text{ V}, T_A = 25 \text{ °C}$	TEMP.	MIN.	TYP.	MAX.	UNIT	
Power Input Voltage	V _{IN}		-	6	-	28	V	
Quiescent Current	ΙQ	I _{OUT} = 0 A, and device enabled	-	-	163	300		
Shutdown Current	I _{SD}	I _{OUT} = 0 A, and device disabled	-	-	11	20	μA	
Switch OFF Leakage	I _(OFF)	V _{IN} = 28 V, V _{OUT} = 0 V (current measured at output)	-	-	-	1	μA	
Current Limit Clamp		R _{SET} = 12 kΩ	-40 °C to +85 °C	0.28	0.35	0.42	А	
Current Limit Trigger		% above setting current to		-	8	-	%	
Switch ON Resistance	R _{DS(on)}	I _{SW} = 500 mA	-	-	99	120	mΩ	
Soft Start Charge Current	I _{SS}	Constant current source	-		4.5	-	μΑ	
Turn ON Delay Time	т	50 % V_{EN} to 50 % V_{OUT} , C_{SS} = open, R_L = 10 Ω , C_{OUT} = 10 μF	-	-	0.8	-		
Turn ON Delay Time	T _{ON_DLY}	$50 \% V_{EN}$ to $50 \% V_{OUT}$, C_{SS} = 47 nF, R_L = 10 Ω , C_{OUT} = 10 μF	-	-	6.7	-		
	T _R	C_{SS} = open, R_L = 10 Ω , C_{OUT} = 10 μF	-	-	1	-	ms	
Turn ON Rise Time		C_{SS} = 47 nF, R _L = 10 Ω , C_{OUT} = 10 μ F	-	-	9.5	-		
		C_{SS} = 47 nF, no R _L , C_{OUT} = 10 μ F	-	-	2.5	-		
Turn OFF Delay	T _{OFF_DLY}		-	-	8	-		
Current Limit Response Time			-	-	20	-	μs	
Short Circuit Response Time			-	-	1	-		
OC Flag Blanking Time / Switch OFF delay under OC			-40 °C to +85 °C	4	-	-	ms	
Auto re-try time			-	-	150	-		
Input Logic High Voltage	V _{ENH}	V 6V4-00V	-40 °C to +85 °C	1.5	-	-		
Input Logic Low Voltage	V _{ENL}	V _{IN} = 6 V to 28 V	-40 °C to +85 °C	-	-	0.6	_ v	
Input Pull Down Resistor	R _{EN}	V _{EN} = 5 V	-	-	2.5	-	МΩ	
Power Good Trip Voltage			-	-	90 % x V _{IN}	-		
Power Good Hysteresis			-	-	3 % x V _{IN}	-	v	
PG and FLG Output Logic Low Voltage		I _{SINK} = 1 mA	-	-	< 0.1	-		
PG and FLG Output High Leakage		V _{PG} , V _{FLG} = 28 V	-	-	-	1	μΑ	
UVLO Threshold			-	-	4.8	5.4	V	
UVLO Hysteresis			-	=	0.28	-]	
Thermal Shut-down Threshold			-	=	150	-	°C	
Thermal Shut-down Hysteresis			-	-	20	_		

TIMING DIAGRAM




Fig. 2 - Timing Diagram

PIN CONFIGURATION





Fig. 3 - DFN10 3 mm x 3 mm Package
Top View




PIN DESCRIPTION		
PIN NUMBER	NAME	FUNCTION
1	V _{IN}	Power input
2	V_{IN}	Power input
3	SS	Soft-Start pin. Connect a capacitor from SS to GND to program the soft-start time. Leave SS open to set the default soft-start time of 400 µs.
4	EN	Enable input. Logic high enabled
5	I _{LIM}	Current limit setting pin. Connect R _{SET} resistor to GND
6	GND	Ground
7	PG	Power Good
8	FLG	Fault condition flag
9	V _{OUT}	Switch output
10	V _{OUT}	Switch output
Central Pad		Connect this pad to GND or leave it floating

BLOCK DIAGRAM



TYPICAL CHARACTERISTICS (internally regulated, 25 °C, unless otherwise noted)








Fig. 6 - Quiescent Current vs. Temperature



TYPICAL CHARACTERISTICS (internally regulated, 25 °C, unless otherwise noted)




Fig. 7 - Shutdown Current vs. Input Voltage




Fig. 8 - Shutdown Current vs. Input Voltage




Fig. 9 - ON Resistance vs. Input Voltage

S15-1442-Rev. A, 15-Jun-15




Fig. 10 - Shutdown Current vs. Temperature




Fig. 11 - Switch OFF Current vs. Temperature




Fig. 12 - ON Resistance vs. Temperature



TYPICAL CHARACTERISTICS (internally regulated, 25 °C, unless otherwise noted)




Fig. 13 - ON Resistance vs. Output Current




Fig. 14 - Soft Start Current vs. Input Voltage




Fig. 15 - Threshold Voltage vs. Input Voltage




Fig. 16 - Soft Start Current vs. Temperature




Fig. 17 - EN Current vs. V_{EN}



TYPICAL CHARACTERISTICS (internally regulated, 25 °C, unless otherwise noted)




Fig. 18 - EN Resistance vs. Temperature




Fig. 19 - Rise Time vs. Temperature




Fig. 20 - Turn-ON Delay Time vs. Temperature




Fig. 21 - Turn-OFF Delay Time vs. Temperature




Fig. 22 - Rise Time vs. Temperature




Fig. 23 - Turn-ON Delay Time vs. Temperature






Fig. 24 - Turn-ON Time, $V_{IN} = 12~V,~C_{SS} = open,~R_L = 10~\Omega,~C_L = 10~\mu F$




Fig. 25 - Turn-ON Time, $V_{IN} = 12~V,~C_{SS} = 47~nF,~R_L = 10~\Omega,~C_L = 10~\mu F$




Fig. 26 - V_{IN} = 12 V, R_L = 82 Ω , R_{SET} = 16.2 k Ω , C_{ss} = 150 nF, C_{OUT} = open




Fig. 27 - Turn-OFF Time, $V_{IN} = 12~V,~C_{SS} = open,~R_L = 10~\Omega,~C_L = 10~\mu F$




Fig. 28 - Turn-OFF Time, V_{IN} = 12 V, C_{SS} = 47 nF, R_L = 10 $\Omega,$ C_L = 10 μF



Fig. 29 - V_{IN} = 12 V, R_L = 82 Ω , R_{SET} = 16.2 k Ω , C_{SS} = 150 nF, C_{OUT} = open






Fig. 30 - V_{IN} = 12 V, R_L = open, R_{SET} = 16.2 k Ω , C_{ss} = 150 nF, C_{OUT} = open




Fig. 31 - V_{IN} = 12 V, R_L = 82 Ω , R_{SET} = 16.2 k Ω , C_{SS} = 150 nF, C_{OUT} = 10 μ F




Fig. 32 - V_{IN} = 12 V, R_L = open, R_{SET} = 16.2 k Ω , C_{ss} = 150 nF, C_{OUT} = 10 μ F




Fig. 33 - V_{IN} = 12 V, R_{L} = open, R_{SET} = 16.2 k Ω , C_{ss} = 150 nF, C_{OUT} = open




Fig. 34 - V_{IN} = 12 V, R_L = 82 Ω , R_{SET} = 16.2 k Ω , C_{SS} = 150 nF, C_{OUT} = 10 μ F




Fig. 35 - V_{IN} = 12 V, R_L = open, R_{SET} = 3.32 k Ω , C_{SS} = 150 nF, C_{OUT} = 10 μ F






Fig. 36 - V_{IN} = 12 V, R_L = 14 Ω , R_{SET} = 3.32 $k\Omega$, C_{ss} = 150 nF, C_{OUT} = open




Fig. 37 - V_{IN} = 12 V, R_L = open, R_{SET} = 3.32 k Ω , C_{ss} = 150 nF, C_{OUT} = open




Fig. 38 - V_{IN} = 12 V, R_L = 14 $\Omega,$ R_{SET} = 3.32 k $\Omega,$ C $_{ss}$ = 150 nF, C $_{OUT}$ = 10 μF




Fig. 39 - V_{IN} = 12 V, R_{L} = 14 Ω , R_{SET} = 3.32 $k\Omega$, C_{ss} = 150 nF, C_{OUT} = open




Fig. 40 - V_{IN} = 12 V, R_L = open, R_{SET} = 3.32 k Ω , C_{SS} = 150 nF, C_{OUT} = open




Fig. 41 - V_{IN} = 12 V, R_L = 14 Ω , R_{SET} = 3.32 k Ω , C_{SS} = 150 nF, C_{OUT} = 10 μ F




Fig. 42 - V_{IN} = 12 V, R_L = open to 2 Ω , R_{SET} = 16.2 k Ω , C_{ss} = 150 nF, C_{OUT} = open




Fig. 43 - V_{IN} = 12 V, R_L = open to 2 Ω , R_{SET} = 3.32 k Ω , C_{ss} = 150 nF, C_{OUT} = open




Fig. 44 - V_{IN} = 12 V, R_L = 2 Ω , R_{SET} = 16.2 k Ω , C_{ss} = 150 nF, C_{OUT} = 10 μ F, Re-Starts after ~ 150 ms during Fault Condition




Fig. 45 - V_{IN} = 12 V, R_L = 136 Ω to 2 Ω , R_{SET} = 16.2 k Ω , $C_{ss} = 150 \text{ nF}, C_{OUT} = \text{open}$




Fig. 46 - V $_{\text{IN}}$ = 12 V, R $_{\text{L}}$ = 34 Ω to 2 $\Omega,$ R $_{\text{SET}}$ = 3.32 k $\Omega,$ C $_{\text{SS}}$ = 150 nF, C $_{\text{OUT}}$ = open

Vishay Siliconix

DETAILED DESCRIPTION

Over Current Limit

When an over-current event occurs, the SiP32430 will limit the current immediately. If the event exceeds 7 ms, the SiP32430 will turn off the switch. The \overline{FLG} pin is pulled low upon the switch off. The SiP32430 will auto restart 150 ms after the switch off and the recovery from over temperature. The SiP32430 current limit is set an external resistor between the I_{LIM} pin and GND. R_{SET} can be selected per the following table and curve.

R _{SET} SELECTION TABLE								
R _{SET} (kΩ)		RENT LIN	٠,	TOL. (%)	CURRENT LIMIT TRIGGER POINT (A)			
, ,	MIN.	TYP.	MAX.		TYP.			
4.22	0.81	1.01	1.21	20	1.12			
5.36	0.65	0.81	0.97	20	0.87			
7.15	0.49	0.61	0.73	20	0.66			
10.2	0.33	0.42	0.50	20	0.46			
12	0.28	0.35	0.42	20	0.38			
13.3	0.25	0.31	0.37	20	0.35			
18.7	0.17	0.21	0.26	20	0.25			
24.3	0.11	0.16	0.21	30	0.19			




Fig. 47 - Current Limit vs. R_{SET}

The current limit trigger level is typically 8 % over the current limit setting current.

Soft Start

The soft start time can be calculated by the following formula:

$$\frac{\Delta V_{OUT}}{\Delta t} \; = \; \frac{I_{SS}}{C_{SS}} \; \; x \; \; \frac{R_{OUT} \, x \; 3300}{R_{SET}} \label{eq:deltaVout}$$

Where:

 Δt is the soft start time

 ΔV_{OUT} is the output voltage range

 I_{SS} is the built-in current source charging the soft start capacitor C_{SS} . I_{SS} value is 5 μ A typical.

C_{SS} is the soft start time setting capacitor.

R_{SET} is the current limit setting resistor.

 R_{OUT} is the output load.

Enable

The device is logic high enable. This can be accomplished by applying a logic high signal to the EN pin. Alternatively this pin can be hardwired through a resistor divider to the V_{IN} , thus keeping the switch permanently ON as long as the supply is present.

FLG

The FLG is an open drain output and will be pulled low under over temperature or over current conditions.

PG

The \overline{PG} is an open drain output that will be pulled low when output voltage reaches 90 % of the V_{IN} .



APPLICATION INFORMATION

Input Capacitor

While bypass capacitors at the inputs pins are not required, a 2.2 μ F or larger capacitors for C_{IN} is recommended in almost all applications. The bypass capacitors should be placed as physically close to the device's input pins to be effective to minimize transients on the input. Ceramic capacitors are recommended over tantalum because of their ability to withstand input current surges from low impedance sources such as batteries.

Output Capacitor

SiP32430 does not require an output capacitor for proper operation. A proper value C_{OUT} is recommended to accommodate load transient per circuit design requirements. There are no specific ESR or capacitor type requirements.

Over Temperature Shutdown

In case an over temperature event happens, the SiP32430 will turn the switch off immediately. The SiP32430 will then retry to start 150 ms after the temperature is back to normal; during this period, $\overline{\text{FLG}}$ will be pulled low. The SiP32430 $\overline{\text{FLG}}$ will be pulled high 150 ms after the OT event has finished.

Thermal Consideration

SiP32430 is designed to maintain a constant output load current under over current event. Due to physical limitations of the layout and assembly of the device, the maximum switch current should be kept at reasonably safe level within the range of SOA. However, another limiting characteristic of the safe operating load current is the power dissipation. The power dissipation need to be considered in the layout design to reduce the device temperature.

SOA




Fig. 48 - SOA on Application Board






Fig. 49 - Application Board Layout


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?65223.



DFN-10 LEAD (3 X 3)







NOTES:

1. All dimensions are in millimeters and inches.

N is the total number of terminals.

Dimension b applies to metallized terminal and is measured between 0.15 and 0.30 mm from terminal tip. $\,$



Coplanarity applies to the exposed heat sink slug as well as the



The pin #1 identifier may be either a mold or marked feature, it must be located within the zone iindicated.

	МІ	LLIMETE	RS	INCHES			
Dim	Min	Nom	Max	Min	Nom	Max	
Α	0.80	0.90	1.00	0.031	0.035	0.039	
A1	0.00	0.00 0.02		0.000	0.001	0.002	
А3		0.20 BSC		0.008 BSC			
b	0.18	0.23	0.30	0.007	0.009	0.012	
D	3.00 BSC			0.118 BSC			
D2	2.20	2.38	2.48	0.087	0.094	0.098	
E		3.00 BSC		0.118 BSC			
E2	1.49	1.64	1.74	0.059	0.065	0.069	
е	0.50 BSC			0.020 BSC			
L	0.30	0.40	0.50	0.012	0.016	0.020	
*Use millimeters as the primary measurement.							
ECN: S-42134—Rev. A, 29-Nov-04							

DWG: 5943

Document Number: 73181 www.vishay.com 29-Nov-04



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Revision: 13-Jun-16 1 Document Number: 91000