



## FSSD06 — SD/SDIO and MMC Two-Port Multiplexer

### Features

- On Resistance Typically  $4\Omega$ ,  $V_{DDH}=2.7V$
- $f_{toggle} > 120MHz$
- Low On Capacitance: 9pF Typical
- Low Power Consumption: 1 $\mu A$  Maximum
- Conforms to Secure Digital (SD), Secure Digital I/O (SDIO), and Multimedia Card (MMC) Specifications
- Supports 1-Bit / 4-Bit Host Controllers ( $V_{DDH}=1.65V$  to 3.6V) Communicating with High-Voltage (2.7-3.6V) and Dual-Voltage Cards (1.65-1.95V, 2.7-3.6V)
  - $V_{DDH}=1.65$  to 3.6V,  $V_{DDC1/C2}=V_{DDH}$  to 3.6V
- 24-Lead MLP (3.5 x 4.5mm) and UMLP Packages

### Applications

- Cell Phone, PDA, Digital Camera, Portable GPS
- LCD Monitor, Home Theater PC/TV, All-in-One Printer

### Analog Symbol Diagram




Figure 1. Analog Symbol Diagram

### Ordering Information

Part Number	Operating Temperature Range	Package Description	Packing Method
FSSD06BQX	-40°C to +85°C	24-Lead Molded Leadless Package (MLP), JEDEC MO-220, 3.5 x 4.5mm	Tape & Reel
FSSD06UMX	-40°C to +85°C	24-Lead Ultrathin Molded Leadless Package (UMLP)	Tape & Reel

## Pin Configuration




Figure 2. MLP Pin Assignments




Figure 3. UMLP Pin Assignments

## Pin Definitions

Name	Description
VDDH	Power Supply (Host ASIC)
VDDC1, VDDC2	Power Supply (SDIO Peripheral Card Ports)
/OE	Output Enable (Active Low)
S	Select Pin
1DAT[3:0], 2DAT[3:0], 1CMD, 2CMD	SDIO Card Ports
DAT[3:0], CMD	SDIO Common Ports
CLK, 1CLK, 2CLK	Clock Path Ports

## Truth Table

/OE	S	Function
LOW	LOW	CMD, CLK, DAT[3:0] connected to 1CMD, 1CLK, 1DAT[3:0]; 2CLK pulled HIGH via $R_{PU}$
LOW	HIGH	CMD, CLK, DAT[3:0] connected to 2CMD, 2CLK, 2DAT[3:0]; 1CLK pulled HIGH via $R_{PU}$
HIGH	X	All Ports High Impedance; 1CLK, 2CLK pulled HIGH via $R_{PU}$

## Typical Application Diagram




Figure 4. Typical Application Diagram

## Functional Description

The FSSD06 enables sharing the ASIC/baseband processor SDIO port(s) to two peripheral cards, providing bi-directional support for dual-voltage SD/SDIO or MMC cards available in the marketplace. Each SDIO port of the FSSD06 has its own supply rail, allowing peripheral cards with different supplies to be interfaced to the host. The peripheral card supplies must be equal or greater than the host to minimize power consumption. The independent  $V_{DDH}$ ,  $V_{DDC1}$ , and  $V_{DDC2}$  are defined by the supplies connected from the application Power Management ICs (PMICs) to the FSSD06. The clock path is a uni-directional buffered path rather than a bi-directional switch port.

### CMD, DAT Bus Pull-ups

The 1CMD, 2CMD, 1DAT[3:0], and 2DAT[3:0] ports do not have, internally, the system pull-up resistors as defined in the MMC or SD card system bus specifications. The system bus pull-up must be added external to the FSSD06. The value, within the specific specification limits, is a function of the individual application and type of card or peripheral connected. For SD card applications, the  $R_{CMD}$  and  $R_{DAT}$  pull-ups should be between  $10\text{k}\Omega$  and  $100\text{k}\Omega$ . For MMC applications, the  $R_{CMD}$  pull-ups should be between  $4.7\text{k}\Omega$  and  $100\text{k}\Omega$  and the  $R_{DAT}$  pull-ups between  $50\text{k}\Omega$  and  $100\text{k}\Omega$ . The card-side 1CMD, 2CMD, 1DAT[3:0], and 2DAT[3:0] outputs have a circuit that facilitates incident wave switching, so the external pull-up resistors ensure retention of the output high level.

The /OE pin can be used to place the 1CMD, 2CMD, 1DAT[3:0] and 2DAT[3:0] into high-impedance mode when the system enters IDLE state (see *IDLE State CMD/DAT Bus “Parking”*).

### CLK Bus

The 1CLK and 2CLK outputs are bi-state buffer architectures, rather than a switch I/O, to ensure 52MHz incident wave switching. When there is no communication on the bus (IDLE), the FSSD06 can be disabled with the /OE pin. When this pin is pulled HIGH, the nCLK outputs are also pulled HIGH. Along with nCMD, nDAT[3:0] goes high-impedance to ensure that the CLK path between the FSSD06 and the peripheral does not float.

### IDLE State CMD/DAT Bus “Parking”

The SD and MMC card specifications were written for a direct point-to-point communication between host controller and card. The introduction of the FSSD06 in that path, as an expander, requires that the functional operation and system latency not be impacted by the FSSD06 switch characteristics. Since there are various card formats, protocols, and configurable controllers, a /OE pin is available to facilitate a fast IDLE transition for the nCMD/nDAT[3:0] outputs. Some controllers, rather than simply placing CMD/DAT into high-impedance mode, may pull their outputs HIGH for a clock cycle prior to going into high-impedance mode (referred to as “parking” the output). Some legacy controllers pull their outputs HIGH versus high impedance.

If the /OE pin is left LOW and the controller places the CMD/DAT[3:0] outputs into high impedance, the nCMD/nDAT[3:0] output rise time is a function of the RC time constant through the switch path. It is recommended that the host controller pull CMD and DAT[3:0] HIGH for one cycle before pulling /OE HIGH. This facilitates parking all nCMD/nDAT[3:0] outputs HIGH before putting the switch I/Os in high impedance.

## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Conditions	Min.	Max.	Unit
$V_{DDH}$	Supply Voltage		-0.5	4.6	V
$V_{DDC1}, V_{DDC2}$	Supply Voltage		-0.5	4.6	V
$V_{SW}^{(1)}$	Switch I/O Voltage	1DAT[3:0], 2DAT[3:0], 1CMD, 2CMD Pins	-0.5	$V_{DDx}^{(2)} + 0.3V$ (4.6V maximum)	V
		DAT[3:0], CMD Pins	-0.5	$V_{DDx}^{(2)} + 0.3V$ (4.6V maximum)	V
$V_{CNTRL}^{(1)}$	Control Input Voltage	S, /OE	-0.5	4.6	V
$V_{CLKI}^{(1)}$	CLK Input Voltage	CLK	-0.5	4.6	V
$V_{CLKO}^{(1)}$	CLK Output Voltage	1CLK, 2CLK	-0.5	$V_{DDx}^{(2)} + 0.3V$ (4.6V maximum)	V
$I_{INDC}$	Input Clamp Diode Current			-50	mA
$I_{SW}$	Switch I/O Current	SDIO Continuous		50	mA
$I_{SWPEAK}$	Peak Switch Current	SDIO Pulsed at 1ms Duration, <10% Duty Cycle		100	mA
$T_{STG}$	Storage Temperature Range		-65	+150	°C
$T_J$	Max Junction Temperature			+150	°C
$T_L$	Lead Temperature	Soldering, 10 Seconds		+260C	°C
ESD	Human Body Model (JEDEC: JESD22-A114)	I/O to GND		8	kV
		Supply to GND		9	
		All Other Pins		5	
	Charged Device Model (JEDEC: JESD22-C101)			2	kV

### Notes:

1. The input and output negative ratings may be exceeded if the input and output diode current ratings are observed.
2.  $V_{DDx}$  references the specific SDIO port  $V_{DD}$  rail (i.e.  $V_{DDC1}$ ,  $V_{DDC2}$ ,  $V_{DDH}$ ).

## Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Minimum	Maximum	Unit
$V_{DDH}$	Supply Voltage - Host Side	1.65	3.6V	V
$V_{DDC1}, V_{DDC2}$	Supply Voltage - SDIO Cards	$V_{DDH}$	3.6V	V
$V_{CNTRL}$	Control Input Voltage - $V_S, V_{OE}$	0	$V_{DDH}$	V
$V_{CLKI}$	Clock Input Voltage - $V_{CLKI}$	0	$V_{DDH}$	V
$V_{SW}$	Switch I/O Voltage - CMD, DAT[3:0]	0	$V_{DDH}$	V
	Switch I/O Voltage - 1CMD, 1DAT[3:0]	0	$V_{DDC1}$	V
	Switch I/O Voltage - 2CMD, 2DAT[3:0]	0	$V_{DDC2}$	V
$^{\circ}C$	Operating Temperature	-40	+85	°C
$\theta_{JA}$	Thermal Resistance (free air), MLP24		50	°C/W

## DC Electrical Characteristics at 1.8V V<sub>DDH</sub>

All typical values are for V<sub>DDH</sub>=1.8V at 25°C unless otherwise specified.

Symbol	Parameter	V <sub>DDC1</sub> / V <sub>DDC2</sub> (V)	Conditions	T <sub>A</sub> =-40°C to +85°C			Unit
				Min.	Typ.	Max.	
<b>Common Pins</b>							
V <sub>IK</sub>	Clamp Diode Voltage	2.7	I <sub>IK</sub> =-18mA			-1.2	
V <sub>IH</sub>	Control Input Voltage High	2.7	V <sub>DDH</sub> =1.65V	1.3			V
V <sub>IL</sub>	Control Input Voltage Low	2.7				0.5	
I <sub>IN</sub>	S, /OE Input High Current	3.6	V <sub>DDH</sub> =1.95V, V <sub>CNTRL</sub> =0V to V <sub>DDH</sub>	-1		1	μA
I <sub>OZ</sub>	Off Leakage, Current of all ports	3.6	V <sub>DDH</sub> =1.95V, V <sub>SW</sub> =0V to V <sub>DDX</sub>	-1.0	0.5	1.0	μA
I <sub>PU</sub>	CLK Pull-up Current	3.6	V <sub>CLKI</sub> =V <sub>DDH</sub> , V <sub>CLKO</sub> =0V, /OE=V <sub>DDH</sub>			35	μA
V <sub>OHC</sub>	CLK Output Voltage High	2.7	I <sub>OH</sub> =-2mA	2.4			V
V <sub>OLC</sub>	CLK Output Voltage Low	3.6	I <sub>OL</sub> =-2mA			90	mV
R <sub>PU</sub>	CLK Pull-up Resistance <sup>(3)</sup>			50	100		kΩ
R <sub>ON</sub>	Switch On Resistance <sup>(4)</sup>	2.7	V <sub>CMD, DAT[3:0]</sub> =0V, I <sub>ON</sub> =-2mA, See Figure 5		4	6	Ω
ΔR <sub>ON</sub>	Delta On Resistance <sup>(4, 5)</sup>	2.7	V <sub>CMD, DAT[3:0]</sub> =0V, I <sub>ON</sub> =-2mA		0.8		Ω
<b>Power Supply</b>							
I <sub>CC(VDDH)</sub>	Quiescent Supply Current (Host)	0	V <sub>DDH</sub> =1.95V, V <sub>SW</sub> =0 or V <sub>DDH</sub> , I <sub>OUT</sub> =0			1	μA
I <sub>CC(VDDC1, VDDC2)</sub>	Quiescent Supply Current (SDIO Cards)	3.6	V <sub>SW</sub> =0 or V <sub>DDX</sub> , I <sub>OUT</sub> =0, V <sub>CLKI</sub> =V <sub>DDH</sub> , V <sub>CLKO</sub> =Open, /OE=0V			1	μA
ΔI <sub>CARD</sub>	Delta I <sub>CC(VDDC1, VDDC2)</sub> for One Card Powered Off	3.6V / 0V	V <sub>SW</sub> =0 or V <sub>DDX</sub> , I <sub>OUT</sub> =0, V <sub>CLKI</sub> =V <sub>DDH</sub> , V <sub>CLKO</sub> =Open, /OE=0V			1	μA

### Notes:

3. Guaranteed by characterization, not production tested.
4. On resistance is determined by the voltage drop between the switch I/O pins at the indicated current through the switch.
5.  $\Delta R_{ON} = R_{ON \ max} - R_{ON \ min}$  measured at identical V<sub>CC</sub>, temperature, and voltage.

## DC Electrical Characteristics at 2.7V V<sub>DDH</sub>

All typical values are for V<sub>DDH</sub>=2.7V at 25°C unless otherwise specified.

Symbol	Parameter	V <sub>DDC1</sub> / V <sub>DDC2</sub> (V)	Conditions	T <sub>A</sub> =- 40°C to +85°C			Unit
				Min.	Typ.	Max.	
<b>Common Pins</b>							
V <sub>IK</sub>	Clamp Diode Voltage	2.7	I <sub>IK</sub> =-18mA			-1.2	
V <sub>IH</sub>	Control Input Voltage High	2.7	V <sub>DDH</sub> =2.7V	1.8			V
V <sub>IL</sub>	Control Input Voltage Low	2.7				0.8	
I <sub>IN</sub>	S, /OE Input High Current	3.6	V <sub>DDH</sub> =3.6V, V <sub>CNTRL</sub> =0V to V <sub>DDH</sub>	-1		1	μA
I <sub>OZ</sub>	Off Leakage Current of all ports	3.6	V <sub>DDH</sub> =3.6V, V <sub>SW</sub> =0V to V <sub>DDX</sub>	-1.0	0.5	1.0	μA
I <sub>PU</sub>	CLK Pull-up Current	3.6	V <sub>CLKI</sub> =V <sub>DDH</sub> , V <sub>CLKO</sub> =0V, /OE=V <sub>DDH</sub>			50	μA
V <sub>OHC</sub>	CLK Output Voltage High	2.7	I <sub>OH</sub> =-2mA	2.4			V
V <sub>OLC</sub>	CLK Output Voltage Low	3.6	I <sub>OL</sub> =-2mA			90	mV
R <sub>PU</sub>	CLK Pull-up Resistance <sup>(6)</sup>			50	100		kΩ
R <sub>ON</sub>	Switch On Resistance <sup>(7)</sup>	2.7	V <sub>CMD, DAT[3:0]</sub> =0V, I <sub>ON</sub> =-2mA See Figure 5		2.5	6.0	Ω
ΔR <sub>ON</sub>	Delta On Resistance <sup>(7,8)</sup>	2.7	V <sub>CMD, DAT[3:0]</sub> =0V, I <sub>ON</sub> =-2mA		0.8		Ω
<b>Power Supply</b>							
I <sub>CC(VDDH)</sub>	Quiescent Supply Current (Host)	0	V <sub>DDH</sub> =3.6V, V <sub>SW</sub> =0 or V <sub>DDH</sub> , I <sub>OUT</sub> =0			1	μA
I <sub>CC(VDDC1, VDDC2)</sub>	Quiescent Supply Current (SDIO Cards)	3.6	V <sub>SW</sub> =0 or V <sub>DDX</sub> , I <sub>OUT</sub> =0, V <sub>CLKI</sub> =V <sub>DDH</sub> , V <sub>CLKO</sub> =Open, /OE=0V			1	μA
ΔI <sub>CARD</sub>	Delta I <sub>CC(VDDC1, VDDC2)</sub> for One Card Powered Off	3.6V/0V 0V/3.6V	V <sub>SW</sub> =0 or V <sub>DDX</sub> , I <sub>OUT</sub> =0, V <sub>CLKI</sub> =V <sub>DDH</sub> , V <sub>CLKO</sub> =Open, /OE=0V			1	μA

### Notes:

6. Guaranteed by characterization, not production tested.
7. On resistance is determined by the voltage drop between the switch I/O pins at the indicated current through the switch.
8.  $\Delta R_{ON} = R_{ON \ max} - R_{ON \ min}$  measured at identical V<sub>CC</sub>, temperature, and voltage.

## AC Electrical Characteristics at 1.8V V<sub>DDH</sub>

All typical values are for V<sub>DDH</sub>=1.8V at 25°C unless otherwise specified.

Symbol	Parameter	V <sub>DDC1</sub> / V <sub>DDC2</sub> (V)	Conditions	T <sub>A</sub> =- 40°C to +85°C			Unit
				Min.	Typ.	Max.	
t <sub>ON1</sub>	Turn-On Time, S, /OE to CMD, DAT[3:0]	2.7 to 3.6	V <sub>SW</sub> =0V, R <sub>L</sub> =1kΩ, C <sub>L</sub> =30pF See Figure 7, Figure 8		10	24	ns
t <sub>OFF1</sub>	Turn-Off Time, S, /OE to CMD, DAT[3:0]	2.7 to 3.6	V <sub>SW</sub> =0V, R <sub>L</sub> =1kΩ, C <sub>L</sub> =30pF See Figure 7, Figure 8		7	22	ns
t <sub>PD</sub>	Switch Propagation Delay <sup>(9)</sup>	2.7 to 3.6	See Figure 9		1		ns
t <sub>SKEW</sub>	Switch Skew <sup>(9, 10)</sup> CMD, DAT[3:0]	2.7 to 3.6	R <sub>L</sub> =1kΩ, C <sub>L</sub> =30pF		2		ns
t <sub>ON2</sub>	Turn-On Time, S, /OE to 1CLK, 2CLK	2.7 to 3.6	V <sub>SW</sub> =0V, R <sub>L</sub> =1kΩ, C <sub>L</sub> =30pF See Figure 7, Figure 8		17	35	ns
t <sub>OFF2</sub>	Turn-Off Time S, /OE to 1CLK, 2CLK	2.7 to 3.6	V <sub>SW</sub> =0V, R <sub>L</sub> =1kΩ, C <sub>L</sub> =30pF See Figure 7, Figure 8		10	28	ns
t <sub>PDCLK</sub>	Clock Propagation Delay	2.7 to 3.6	R <sub>L</sub> =1kΩ, C <sub>L</sub> =30pF See Figure 11		3.0	5.5	ns
O <sub>IRR</sub>	Off Isolation <sup>(9)</sup>	2.7 to 3.6	f=10MHz, R <sub>T</sub> =50Ω, C <sub>L</sub> =30pF, See Figure 12		-60		dB
Xtalk	Non-Adjacent Channel Crosstalk <sup>(9)</sup>	2.7 to 3.6	f=10MHz, R <sub>T</sub> =50Ω, C <sub>L</sub> =30pF, See Figure 13		-60		dB
f <sub>toggle</sub>	Clock Frequency <sup>(9)</sup>	2.7 to 3.6	C <sub>L</sub> =30pF		120		MHz

### Notes:

9. Guaranteed by characterization, not production tested.
10. Skew is determined by |T<sub>PLH</sub> - T<sub>PHL</sub> | for worst-case temperature and V<sub>DDX</sub>.

## AC Electrical Characteristics at 2.7V V<sub>DDH</sub>

All typical values are for V<sub>DDH</sub>=2.7V at 25°C unless otherwise specified.

Symbol	Parameter	V <sub>DDC1</sub> / V <sub>DDC2</sub> (V)	Conditions	T <sub>A</sub> =- 40°C to +85°C			Unit
				Min.	Typ.	Max.	
t <sub>ON1</sub>	Turn-On Time S <sub>1</sub> /OE to CMD, DAT[3:0]	2.7 to 3.6	V <sub>SW</sub> =0V, R <sub>L</sub> =1kΩ, C <sub>L</sub> =30pF See Figure 7, Figure 8		8	17	ns
t <sub>OFF1</sub>	Turn-Off Time S <sub>1</sub> /OE to CMD, DAT[3:0]	2.7 to 3.6	V <sub>SW</sub> =0V, R <sub>L</sub> =1kΩ, C <sub>L</sub> =30pF See Figure 7, Figure 8		6	13	ns
t <sub>PD</sub>	Switch Propagation Delay <sup>(11)</sup>	2.7 to 3.6	See Figure 9		1		ns
t <sub>SKew</sub>	Switch Skew <sup>(12)</sup> CMD, DAT[3:0]	2.7 to 3.6	R <sub>L</sub> =1kΩ, C <sub>L</sub> =30pF		1.5		ns
t <sub>ON2</sub>	Turn-On Time S <sub>2</sub> /OE to 1CLK, 2CLK	2.7 to 3.6	V <sub>SW</sub> =0V, R <sub>L</sub> =1kΩ, C <sub>L</sub> =30pF See Figure 7, Figure 8		15	25	ns
t <sub>OFF2</sub>	Turn-Off Time S <sub>2</sub> /OE to 1CLK, 2CLK	2.7 to 3.6	V <sub>SW</sub> =0V, R <sub>L</sub> =1kΩ, C <sub>L</sub> =30pF See Figure 7, Figure 8		10	25	ns
t <sub>PDCLK</sub>	Clock Propagation Delay	2.7 to 3.6	R <sub>L</sub> =1kΩ, C <sub>L</sub> =30pF See Figure 11		1.5	3.0	ns
O <sub>IRR</sub>	Off Isolation <sup>(11)</sup>	2.7 to 3.6	f=10MHz, R <sub>T</sub> =50Ω, C <sub>L</sub> =30pF See Figure 12		-60		dB
Xtalk	Non-Adjacent Channel Crosstalk <sup>(11)</sup>	2.7 to 3.6	f=10MHz, R <sub>T</sub> =50Ω, C <sub>L</sub> =30pF See Figure 13		-60		dB
f <sub>toggle</sub>	Clock Frequency <sup>(11)</sup>	2.7 to 3.6	C <sub>L</sub> =30pF		120		MHz

### Notes:

11. Guaranteed by characterization, not production tested.
12. Skew is determined by |T<sub>PLH</sub> - T<sub>PHL</sub> | for worst-case temperature and V<sub>DDX</sub>.

## Capacitance

Symbol	Parameter	Conditions	T <sub>A</sub> =- 40°C to +85°C			Unit
			Min.	Typ.	Max.	
C <sub>IN</sub> (S <sub>1</sub> /OE, CLK)	Control and CLK Pin Input Capacitance	V <sub>DDH</sub> =0V		2.5		
C <sub>ON</sub>	Common Port On Capacitance (C <sub>DAT[3:0]</sub> , CMD)	V <sub>DDH</sub> =1.8V, V <sub>DDC1</sub> =V <sub>DDC2</sub> =2.7V, V <sub>/OE</sub> =0V, V <sub>bias</sub> =0V, f=1MHz See Figure 15		9.0		pF
C <sub>OFF</sub>	Input Source Off Capacitance	V <sub>DDH</sub> =1.8V, V <sub>DDC1</sub> =V <sub>DDLH2</sub> =2.7V, V <sub>/OE</sub> =3.3V, V <sub>bias</sub> =0V, f=1MHz See Figure 14		4.0		

## Test Diagrams




Figure 5. On Resistance





Figure 6. Off Leakage (Each Switch Port is Tested Separately)



$R_L$ ,  $R_S$ , and  $C_L$  are function of application environment (see AC Tables for specific values)  
 $C_L$  includes test fixture and stray capacitance

Figure 7. AC Test Circuit Load




Figure 8. Turn On/Off Time Waveforms





Figure 9. Switch Propagation Delay Waveform



$R_L$ ,  $R_S$ , and  $C_L$  are function of application environment (see AC Tables for specific values)  
 $C_L$  includes test fixture and stray capacitance

Figure 10. AC Test Circuit Load (CLK)

## Test Diagrams (Continued)




Figure 11. CLK Propagation Delay Waveforms




Figure 12. Channel Off Isolation




Figure 13. Channel-to-Channel Crosstalk




Figure 14. Channel Off Capacitance





Figure 15. Channel On Capacitance

## Tape and Reel Specifications

Package Designator	Tape Selection	Number Cavities	Cavity Status	Cover Tape Status
MPX	Leader (Start End)	125 (Typical)	Empty	Sealed
	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (Typical)	Empty	Sealed

## Tape Dimensions

Dimensions are in millimeters unless otherwise noted.




NOTES: unless otherwise specified

1. Cumulative pitch for feeding holes and cavities (chip pockets) not to exceed 0.008[0.20] over 10 pitch span.
2. Smallest allowable bending radius.
3. Thru hole inside cavity is centered within cavity.
4. Tolerance is ±0.002[0.05] for these dimensions on all 12mm tapes.
5. Ao and Bo measured on a plane 0.120[0.30] above the bottom of the pocket.
6. Ko measured from a plane on the inside bottom of the pocket to the top surface of the carrier.
7. Pocket position relative to sprocket hole measured as true position of pocket. Not pocket hole.
8. Controlling dimension is millimeter. Dimension in inches rounded.


## Reel Dimensions

Dimensions are in inches (millimeters) unless otherwise noted.




Tape Size	A	B	C	D	N	W1	W2
	13.000	0.059	0.512	0.795	2.165	0.488	0.724
(12.00mm)	(330.00)	(1.50)	(13.00)	(20.00)	(55.00)	(12.40)	(18.40)

THIS DRAWING IS THE PROPERTY OF FAIRCHILD SEMICONDUCTOR CORPORATION. NO USE THEREOF SHALL BE MADE OTHER THAN AS A REFERENCE FOR PROPOSALS AS SUBMITTED TO FAIRCHILD SEMICONDUCTOR CORPORATION FOR JOBS TO BE EXECUTED IN CONFORMITY WITH SUCH PROPOSALS UNLESS THE CONSENT OF SAID FAIRCHILD SEMICONDUCTOR CORPORATION HAS PREVIOUSLY BEEN OBTAINED. NO PART OF THIS DRAWING SHALL BE COPIED OR DUPLICATED OR ITS CONTENTS DISCLOSED. THE INFORMATION CONTAINED ON THIS DRAWING IS CONFIDENTIAL AND PROPRIETARY.



REVISIONS				
LTR	DESCRIPTION	EDCN	DATE	BY/APP'D
A	RELEASE TO DOCUMENT CONTROL		7-4-2003	FEITAN
B	REVISE DWG NAME AND NOTE 1.		12-11-2003	FEITAN
C	CORRECTED PIN NUMBERING AND DAP DIM REMOVED LAND PATTERN NUMBERING. REVISED NOTE 1. TOP VIEW ADDED PIN #1 DOT		17-11-2003	HALLEN
4	CORRECTED THE LEAD LENGTH FROM 0.35~0.75 TO 0.35~0.50		26 JAN 2007	CHIPKING










## NOTES:

- CONFORMS TO JEDEC REGISTRATION MO-220, VARIATION WFSD-2 FOR DIMENSIONS ONLY. PIN NUMBERING DOES NOT COMPLY.
- DIMENSIONS ARE IN MILLIMETERS.
- DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994

MLP24Brev4

APPROVALS	DATE	FAIRCHILD Bayan Lepas, FIZ, SEMICONDUCTOR 11900, Penang, Malaysia.		
DRAWN	FEITAN	31-3-2003		
DFTG. CHK.				
ENGR. CHK.				
PROJECTION	SCALE N/A INCH MM	SIZE N/A MM	DRAWING NUMBER MKT-MLP24B	REV 4
	DO NOT SCALE DRAWING		SHEET 1 of 1	



FAIRCHILD



## TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™  
 AttitudeEngine™  
 Awinda®  
 AX-CAP®\*  
 BitSiC™  
 Build it Now™  
 CorePLUS™  
 CorePOWER™  
 CROSSVOLT™  
 CTL™  
 Current Transfer Logic™  
 DEUXPEED®  
 Dual Cool™  
 EcosPARK®  
 EfficientMax™  
 ESBG™  
 F®  
 Fairchild®  
 Fairchild Semiconductor®  
 FACT Quiet Series™  
 FACT®  
 FastvCore™  
 FETBench™  
 FPS™  
 FPF™  
 Global Power Resource™  
 GreenBridge™  
 Green FPS™  
 Green FPS™ e-Series™  
 Gmax™  
 GTO™  
 IntelliMAX™  
 ISOPLANAR™  
 Making Small Speakers Sound Louder and Better™  
 MegaBuck™  
 MICROCOUPLER™  
 MicroFET™  
 MicroPak™  
 MicroPak2™  
 MillerDrive™  
 MotionMax™  
 MotionGrid™  
 MTI®  
 MTx®  
 MVN®  
 mWSaver®  
 OptoHi™  
 OPTOLOGIC®

OPTOPLANAR®  
 Power Supply WebDesigner™  
 PowerTrench®  
 PowerXST™  
 Programmable Active Droop™  
 QFET®  
 QS™  
 Quiet Series™  
 RapidConfigure™  
 Saving our world, 1mW/W/kW at a time™  
 SignalWise™  
 SmartMax™  
 SMART START™  
 Solutions for Your Success™  
 SPM®  
 STEALTH™  
 SuperFET®  
 SuperSOT™-3  
 SuperSOT™-6  
 SuperSOT™-8  
 SupreMOS®  
 SyncFET™  
 Sync-Lock™

SYSTEM GENERAL®  
 TinyBoost®  
 TinyBuck®  
 TinyCalc™  
 TinyLogic®  
 TINYOPTO™  
 TinyPower™  
 TinyPWM™  
 TinyWire™  
 TranSiC™  
 TriFault Detect™  
 TRUECURRENT®\*  
 μSerDes™  
 UHC®  
 Ultra FRFET™  
 UniFET™  
 VCX™  
 VisualMax™  
 VoltagePlus™  
 XS™  
 Xsens™  
 仙童®

\* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR WEBSITE AT [HTTP://WWW.FAIRCHILDSEMI.COM](http://WWW.FAIRCHILDSEMI.COM). FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

## AUTHORIZED USE

Unless otherwise specified in this data sheet, this product is a standard commercial product and is not intended for use in applications that require extraordinary levels of quality and reliability. This product may not be used in the following applications, unless specifically approved in writing by a Fairchild officer: (1) automotive or other transportation, (2) military/aerospace, (3) any safety critical application – including life critical medical equipment – where the failure of the Fairchild product reasonably would be expected to result in personal injury, death or property damage. Customer's use of this product is subject to agreement of this Authorized Use policy. In the event of an unauthorized use of Fairchild's product, Fairchild accepts no liability in the event of product failure. In other respects, this product shall be subject to Fairchild's Worldwide Terms and Conditions of Sale, unless a separate agreement has been signed by both Parties.

## ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, [www.fairchildsemi.com](http://www.fairchildsemi.com), under Terms of Use

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

## PRODUCT STATUS DEFINITIONS

### Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I77