### SM802149



156.25MHz/312.5MHz and 78.125MHz/156.25MHz LVDS Clock Synthesizer

#### ClockWorks™ Flex

### **General Description**

The SM802149 is a member of the ClockWorks<sup>™</sup> family of devices from Micrel and provides an extremely low-noise timing solution. It is based on a unique patented ClockWorks Flex architecture that provides very low phase noise.

The device operates from a 3.3V or 2.5V power supply and synthesizes eight differential LVDS clocks, four at 156.25MHz and four at 3125MHz, or four at 78.125MHz and four at 156.25MHz.


The SM802149 accepts a 26.04166MHz crystal or external LVCMOS input.

Datasheets and support documentation are available on Micrel's web site at: www.micrel.com.

#### **Features**

- Generates eight differential LVDS clocks: either four at 156.25MHz and four at 312.5MHz, or four at 78.125MHz and four at 156.25MHz
- 2.5V or 3.3V operating range
- Typical phase jitter (1.875MHz to 20MHz): 99fs
- Industrial temperature range
- · Green, RoHS, and PFOS compliant
- Available in 44-pin 7mm × 7mm QFN package

### **Typical Application**



ClockWorks is a trademark of Micrel, Inc.

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com

March 1, 2013 Revision 1.1


# Ordering Information<sup>(1)</sup>

Part Number	Marking	Shipping	Temperature Range	Package
SM802149UMG	802149	Tray	-40°C to +85°C	44-Pin QFN
SM802149UMGR	802149	Tape and Reel	-40°C to +85°C	44-Pin QFN

#### Note:

1. Devices are Green, RoHS, and PFOS compliant.

## **Pin Configuration**



# **Pin Description**

Pin Number	Pin Name	Pin Type	Pin Level	Pin Function
25, 26 28, 29 32, 33 35, 36	/Q1, Q1 /Q2, Q2 /Q3, Q3 /Q4, Q4	O, (DIF)	LVDS	Differential Clock Outputs from Bank 1 312.50MHz/156.25MHz
41, 42 1, 2 4, 5 7, 8	/Q5, Q5 /Q6, Q6 /Q7, Q7 /Q8, Q8	O, (DIF)	LVDS	Differential Clock Outputs from Bank 2 156.25MHz/78.125MHz
31, 37, 38	VDDO1	PWR		Power Supply for the Outputs on Bank 1
43, 44, 16	VDDO2	PWR		Power Supply for the Outputs on Bank 2
24, 39	VSSO1	PWR		Power Supply Ground for the Outputs on Bank 1
3, 6, 40	VSSO2	PWR		Power Supply Ground for the Outputs on Bank 2
23	GND	I, (SE)		This pin is not a Power Supply Ground, but MUST be tied to VSS
10	XTAL_SEL	I, (SE)	LVCMOS	Selects PLL Input Reference Source 0 = REF_IN 1 = XTAL 45kΩ pull-up
11, 20, 27, 30, 34	TEST			Factory Test Pins. Do not connect anything to these pins.
12, 13	VDD	PWR		Core Power Supply
21	VSS (Exposed Pad)	PWR		Core Power Supply Ground. The exposed pad must be connected to the VSS ground plane.
9	PLL_BYPASS	I, (SE)	LVCMOS	PLL Bypass is a dual-function input. Normal operation selects output source.  0 = Normal PLL operation  1 = Output from crystal oscillator  45kΩ pull-down
18	XTAL_IN	I, (SE)	10pF crystal	Crystal Reference Input. No load caps needed. See Figure 5.
19	XTAL_OUT	O, (SE)	10pF crystal	Crystal Reference Output. No load caps needed. See Figure 5.
17	REF_IN	I, (SE)	LVCMOS	26.04166MHz Reference Clock Input
14	FSEL	I, (SE)	LVCMOS	Frequency Select. $1 = 312.5 \text{MHz}/156.25 \text{ MHz}$ $0 = 156.25 \text{MHz}/78.125 \text{MHz}.$ Internal $45 \text{k}\Omega$ pull-up
15	OE1	I, (SE)	LVCMOS	Output Enable. Q1–Q4 disables to tri-state. 0 = Disabled 1 = Enabled $45k\Omega$ pull-up
22	OE2	I, (SE)	LVCMOS	Output Enable. Q5–Q8 disables to tri-state.  0 = Disabled  1 = Enabled  45kΩ pull-up

## **Truth Tables**

PLL_BYPASS	XTAL_SEL	OE1	OE2	INPUT	OUTPUT
0		1	1		PLL
1		1	1		XTAL/REF_IN
	0	1	1	REF_IN	
	1	1	1	XTAL	
		0	1		Q1-4 Tri-State
		1	0		Q5-8 Tri-State

FSEL	Output Frequency (MHz)
0	156.25/78.125
1	312.50/156.25

# Absolute Maximum Ratings<sup>(2)</sup>

+4.6V
0.5V to V <sub>DD</sub> +0.5V
260°C
115°C
65°C to +150°C

## Operating Ratings<sup>(3)</sup>

Supply Voltage (V <sub>DD,</sub> V <sub>DDOX</sub> )	+2.375V to +3.465V
Ambient Temperature (T <sub>A</sub> )	40°C to +85°C
Junction Thermal Resistance <sup>(4)</sup>	
QFN ( $\theta_{JA}$ )	
Still-Air	24°C/W
QFN (Ψ <sub>JB</sub> )	
Junction to Board	8°C/W

### DC Electrical Characteristics<sup>(5)</sup>

 $V_{DD} = V_{DDO1/2} = 3.3 \text{V} \pm 5\% \text{ or } 2.5 \text{V} \pm 5\%, V_{DD} = 3.3 \text{V} \pm 5\%, V_{DDO1/2} = 3.3 \text{V} \pm 5\% \text{ or } 2.5 \text{V} \pm 5\%, T_A = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}.$ 

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
	3.3V Operating Voltage	$V_{DDO1} = V_{DDO2}$	3.135	3.3	3.465	V
	2.5V Operating Voltage	$V_{DDO1} = V_{DDO2}$	2.375	2.5	2.625	<b>V</b>
V <sub>DD</sub> , V <sub>DDO1/2</sub>		Outputs loaded 156.25MHz		181	235	•
		Outputs loaded 312.5MHz		216	280	mA

## LVCMOS Input (OE1, OE2, PLL\_BYPASS) DC Electrical Characteristics<sup>(5)</sup>

 $V_{DD} = 3.3V \pm 5\%$ , or 2.5V  $\pm 5\%$ ,  $T_A = -40$ °C to +85°C.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
V <sub>IH</sub>	Input High Voltage		2		$V_{DD} + 0.3$	٧
V <sub>IL</sub>	Input Low Voltage		-0.3		0.8	V
I <sub>IH</sub>	Input High Current	$V_{DD} = V_{IN} = 3.465V$			150	μA
I <sub>IL</sub>	Input Low Current	$V_{DD} = 3.465V, V_{IN} = 0V$	-150			μΑ

## **REF IN DC Electrical Characteristics**(5)

 $V_{DD} = 3.3V \pm 5\%$ , or 2.5V  $\pm 5\%$ ,  $T_A = -40$ °C to +85°C.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
V <sub>IH</sub>	Input High Voltage		1.1		V <sub>DD</sub> + 0.3	<b>V</b>
V <sub>IL</sub>	Input Low Voltage		-0.3		0.6	٧
I <sub>IN</sub>	Input Current	$V_{IN} = 0V \text{ to } V_{DD}$	-5		5	μΑ

#### Notes:

- 2. Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this datasheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 3. The datasheet limits are not guaranteed if the device is operated beyond the operating ratings.
- 4. Package thermal resistance assumes exposed pad is soldered (or equivalent) to the device's most negative potential on the PCB.
- 5. The circuit is designed to meet the AC and DC specifications shown in the above tables after thermal equilibrium has been established.

### **Crystal Characteristics**

Parameter	Condition	Min.	Тур.	Max.	Units	
Mode of Oscillation	10pF load	F	undamental, F	mental, Parallel Resonant		
Frequency			26.04166		MHz	
Equivalent Series Resistance (ESR)				50	Ω	
Shunt Capacitor, C0			1	5	pF	
Correlation Drive Level			10	100	μW	

### LVDS OUTPUT DC Electrical Characteristics<sup>(5)</sup>

 $V_{DD} = V_{DDO1/2} = 3.3V \pm 5\%$  or 2.5V  $\pm 5\%$ ,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO1/2} = 3.3V \pm 5\%$  or 2.5V  $\pm 5\%$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ .  $R_L = 100\Omega$  across Q and /Q.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
V <sub>OD</sub>	Differential Output Voltage	Figure 1, Figure 4	275	350	475	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change				40	mV
Vos	Offset Voltage		1.15	1.25	1.50	V
$\Delta V_{OS}$	Vos Magnitude Change				50	mV

### AC Electrical Characteristics (5, 6)


 $V_{DD} = V_{DDO1/2} = 3.3 V \pm 5\% \text{ or } 2.5 V \pm 5\%, \ V_{DD} = 3.3 V \pm 5\%, \ V_{DDOX1/2} = 3.3 V \pm 5\% \text{ or } 2.5 V \pm 5\%, \ T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C}.$ 

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
_	Output Frequency 1	FSEL = 1, Q1–Q4		312.5		MHz
F <sub>OUT</sub>	Output Frequency 2	FSEL = 1, Q5–Q8		156.25		MHz
_	Output Frequency 1	FSEL = 0, Q1-Q4		156.25		MHz
Fout	Output Frequency 2	FSEL = 0, Q5–Q8		78.125		MHz
T <sub>R</sub> /T <sub>F</sub>	Output Rise/Fall Time	20%–80%, Figure 2, Figure 4	100	220	400	ps
T <sub>SKEW</sub>	Output-to-Output Skew	Within bank. Note 7			45	ps
ODC	Output Duty Cycle	LVDS outputs	48	50	52	%
T <sub>LOCK</sub>	PLL Lock Time				20	ms
	RMS Phase Jitter <sup>(8)</sup>	Integration range: 12kHz-20MHz		260		fs
	(Output = 156.25MHz)	Integration range: 1.875MHZ-20MHz		105		fs
	RMS Phase Jitter <sup>(8)</sup>	Integration range: 12kHz-20MHz		250		fs
	(Output = 312.5MHz)	Integration range: 1.875MHz-20MHz		99		fs


#### Notes:

- 6. All phase noise measurements were taken with an Agilent 5052B phase noise system.
- 7. Defined as skew between outputs at the same supply voltage and with equal load conditions; Measured at the output differential crossing points.
- 8. Measured using a 26.04166 MHz crystal as the input reference source. If using an external reference input, use a low phase noise source. With an external reference, the phase noise will follow the input source phase noise up to about 1MHz.

#### **Phase Noise Plots**




156.25MHz LVDS Integrated Jitter 12kHz-20MHz = 262fs




156.25MHz LVDS Integrated Jitter 1.875MHz-20MHz = 105fs

## **Phase Noise Plots (Continued)**



312.5MHz LVDS Integrated Jitter 12kHz-20MHz = 252fs



312.5MHz LVDS Integrated Jitter 1.875MHz-20MHz = 99fs

### **Application Information**

#### **Input Reference**

When operating with a crystal input reference, do not apply a switching signal to REF\_IN.

#### **Crystal Layout**

Keep the layers under the crystal as open as possible and do not place switching signals or noisy supplies under the crystal.

Crystal load capacitance is built inside the die so no external capacitance is needed. See the Selecting a Quartz Crystal for the Clockworks Flex I Family of Precision Synthesizers application note for further details.

assistance to select a suitable crystal for your application at hbwhelp@micrel.com

Contact Micrel's HBW applications group if you need

#### **LVDS Outputs**

Terminate LVDS outputs with  $100\Omega$  across Q and /Q. For best performance, load all outputs. Outputs can be DC or AC-coupled.




Figure 1. Duty Cycle Timing




Figure 2. All Outputs Rise/Fall Time




Figure 3. RMS Phase/Noise/Jitter


March 1, 2013 9 Revision 1.1




Figure 4. LVDS Output Load

Figure 5. Crystal Input Interface

## Package Information<sup>(9)</sup>





TOP VIEW

**BOTTOM VIEW** 



- NOTE:

  1. ALL DIMENSIONS ARE IN MILLIMETERS.

  2. MAX. PACKAGE WARPAGE IS 0.05 mm.

  3. MAXIMUM ALLOWABE BURRS IS 0.076 mm IN ALL DIRECTIONS.

  4. PIN #1 ID ON TOP WILL BE LASER/INK MARKED.

  APPLIED ONLY FOR TERMINAL AND IS MEASUREI BETWEEN 0.20 AND 0.25 mm. FROM TERMINAL AND IS MEASUREI BETWEEN 0.20 AND 0.25 mm. FROM TERMINAL TIP.

APPLIED FOR EXPOSED PAD AND TERMINALS.

SIDE VIEW

44-pin 7mm × 7mm QFN package

#### Note:

9. Package information is correct as of the publication date. For updates and most current information, go to www.micrel.com.

#### MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com

Micrel makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this data sheet. This information is not intended as a warranty and Micrel does not assume responsibility for its use. Micrel reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Micrel's terms and conditions of sale for such products, Micrel assumes no liability whatsoever, and Micrel disclaims any express or implied warranty relating to the sale and/or use of Micrel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2013 Micrel, Incorporated.