Distributed by:



www.Jameco.com + 1-800-831-4242

The content and copyrights of the attached material are the property of its owner.

SDLS213A - DECEMBER 1983 - REVISED FEBRUARY 1998


- Dual Versions of Highly Stable SN54121 and SN74121 One Shots
- SN54221 and SN74221 Demonstrate Electrical and Switching Characteristics That Are Virtually Identical to the SN54121 and SN74121 One Shots
- Pinout Is Identical to the SN54123, SN74123, SN54LS123, and SN74LS123
- Overriding Clear Terminates Output Pulse
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK) and Flat Packs (W), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

	MAXIMUM OUTPUT PULSE
TYPE	LENGTH(S)
SN54221	21
SN74221	28
SN54LS221	49
SN74LS221	70


description

The '221 and 'LS221 devices are monolithic dual multivibrators with performance characteristics virtually identical to those of the '121 devices. Each multivibrator features a negative-transition-triggered input and a positive-transition-triggered input, either of which can be used as an inhibit input.

SN54221, SN54LS221 . . . J OR W PACKAGE SN74221 . . . N PACKAGE SN74LS221 . . . D, DB, OR N PACKAGE (TOP VIEW)



SN54LS221 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input pulse. Schmitt-trigger input circuitry (TTL hysteresis) for B input allows jitter-free triggering from inputs with transition rates as slow as 1 V/s, providing the circuit with excellent noise immunity, typically of 1.2 V. A high immunity to V_{CC} noise, typically of 1.5 V, is also provided by internal latching circuitry.

Once fired, the outputs are independent of further transitions of the A and B inputs and are a function of the timing components, or the output pulses can be terminated by the overriding clear. Input pulses can be of any duration relative to the output pulse. Output pulse length can be varied from 35 ns to the maximums shown in the above table by choosing appropriate timing components. With R_{ext} = 2 k Ω and C_{ext} = 0, an output pulse typically of 30 ns is achieved, which can be used as a dc-triggered reset signal. Output rise and fall times are TTL compatible and independent of pulse length. Typical triggering and clearing sequences are shown as a part of the switching characteristics waveforms.

Pulse-width stability is achieved through internal compensation and is virtually independent of V_{CC} and temperature. In most applications, pulse stability is limited only by the accuracy of external timing components.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SDLS213A - DECEMBER 1983 - REVISED FEBRUARY 1998

description (continued)

Jitter-free operation is maintained over the full temperature and V_{CC} ranges for more than six decades of timing capacitance (10 pF to 10 μF) and more than one decade of timing resistance (2 $k\Omega$ to 30 $k\Omega$ for the SN54221, 2 $k\Omega$ to 40 $k\Omega$ for the SN74221, 2 $k\Omega$ to 70 $k\Omega$ for the SN54LS221, and 2 $k\Omega$ to 100 $k\Omega$ for the SN74LS221). Throughout these ranges, pulse width is defined by the relationship: $t_W(out) = C_{ext}R_{ext}$ $ln2 \approx 0.7$ $C_{ext}R_{ext}$. In circuits where pulse cutoff is not critical, timing capacitance up to 1000 μF and timing resistance as low as 1.4 $k\Omega$ can be used. Also, the range of jitter-free output pulse widths is extended if V_{CC} is held to 5 V and free-air temperature is 25°C. Duty cycles as high as 90% are achieved when using maximum recommended R_T . Higher duty cycles are available if a certain amount of pulse-width jitter is allowed.

The variance in output pulse width from device to device typically is less than $\pm 0.5\%$ for given external timing components. An example of this distribution for the '221 is shown in Figure 3. Variations in output pulse width versus supply voltage and temperature for the '221 are shown in Figures 4 and 5, respectively.

Pin assignments for these devices are identical to those of the SN54123/SN74123 or SN54LS123/SN74LS123 so that the '221 or 'LS221 devices can be substituted for those products in systems not using the retrigger by merely changing the value of R_{ext} and/or C_{ext} ; however, the polarity of the capacitor must be changed.

The SN54221 and SN54LS221 are characterized for operation over the full military temperature range of –55°C to 125°C. The SN74221 and SN74LS221 are characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each monostable multivibrator)


	INPUTS	;	OUTPUTS				
CLR	A B		Q	Q			
L	Χ	Χ	L	Н			
Х	Н	X	L	Н			
Х	Χ	L	L	Н			
Н	L	\uparrow	t	∵ †			
Н	\downarrow	Н	л_†	<u>∵</u> †			
↑ ‡	L	Н	πţ	⁻ _†			

[†] Pulsed-output patterns are tested during AC switching at 25°C with R_{ext} = 2 k Ω , and C_{ext} = 80 pF.

[‡]This condition is true only if the output of the latch formed by the two NAND gates has been conditioned to the logic 1 state prior to CLR going high. This latch is conditioned by taking either A high or B low while CLR is inactive (high).


SDLS213A - DECEMBER 1983 - REVISED FEBRUARY 1998

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, N, and W packages.

timing component connections





NOTE: Due to the internal circuit, the R_{ext}/C_{ext} terminal is never more positive than the C_{ext} terminal.

SDLS213A - DECEMBER 1983 - REVISED FEBRUARY 1998

schematics of inputs and outputs

SN54/74221





SDLS213A - DECEMBER 1983 - REVISED FEBRUARY 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		7 \
Input voltage range, V _I (see Note 1): 'LS221 .		
'221		5.5 \
Package thermal impedance, θ_{JA} (see Note 2):	D package	113°C/W
	DB package	131°C/W
	N package	78°C/V
Storage temperature range, Total		. –65°C to 150°C

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions

						•		UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	A input	2			2			V
V _{IL}	Low-level input voltage	A input			0.8			0.8	V
IOH	High-level output current				-800			-800	μΑ
l _{OL}	Low-level output current				16			16	mA
Δν/Δt	Ding or fall of input pulse rate	B input	1*			1			V/s
Δν/Δι	Rise or fall of input pulse rate	A input	1*			1			V/μs
T _A	Operating free-air temperature		-55		125	0		70	°C

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

^{2.} The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero

SDLS213A - DECEMBER 1983 - REVISED FEBRUARY 1998

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER			,	SN54221			SN74221		UNIT						
	PARAMETER	TEST CC	TEST CONDITIONS†		TYP‡	MAX	MIN	TYP‡	MAX	UNII						
V _{T+}	Positive-going threshold voltage, B input	V _{CC} = MIN			1.55	2*		1.55	2	٧						
V _T _	Negative-going threshold voltage, B input	V _{CC} = MIN		0.8*	1.35		0.8	1.35		٧						
VIK		V _{CC} = MIN,	I _I = -12 mA			-1.5			-1.5	V						
Vон		$V_{CC} = MIN,$	I _{OH} = -800 μA	2.4	3.4		2.4	3.4		V						
VOL		$V_{CC} = MIN,$	$I_{OL} = 16 \text{ mA}$		0.2	0.4		0.2	0.4	V						
IĮ		$V_{CC} = MAX$,	V _I = 5.5 V			1			1	mA						
Γ.	A input	V MAX	V _I = 2.4 V			40			40							
¹IH	CLR, B input	VCC = IVIAX,	$v_{CC} = MAX,$	VCC = MAX,	VCC = MAX,	$V_{CC} = MAX,$	$V_{CC} = MAX,$	$V_{CC} = MAX,$	V = 2.4 V			80			80	μΑ
Γ.	A input	V00 - MAY	V _I = 0.4 V			-1.6			-1.6	mA						
1IL	CLR, B input	$V_{CC} = MAX,$	$V_{CC} = MAX,$	V = 0.4 V			-3.2			-3.2	IIIA					
IOS§		V _{CC} = MAX	·	-20		-55	-18		-55	mA						
laa	Quiescent	V MAY			26	50*		26	50	A						
Icc	Triggered	V _{CC} = MAX			46	80*		46	80	mA						

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

			SN54	4221	SN74	221	UNIT
			MIN	MAX	MIN	MAX	UNII
t _W	Pulse duration	A or B input	50		50		ns
	ruise duration	CLR	20		20		115
t _{su}	Setup time, inactive-state¶	CLR	15		15		ns
R _{ext}	External timing resistance		1.4*	30*	1.4	40	kΩ
C _{ext}	External timing capacitance		0*	1000*	0	1000	μF
	Output duty cycle	$R_{ext} = 2 k\Omega$		67%		67%	
	Output duty cycle	R _{ext} = MAX R _{ext}		90%		90%	

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.



[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

 $[\]P$ Inactive-state setup time is also referred to as recovery time.

switching characteristics V_{CC} = 5 V, R_L = 400 Ω , T_A = 25 $^{\circ}$ C (see Figures 1 and 2)

PARAMETER	FROM	то	TEST CO	TEST CONDITIONS		N54221		S	N74221		UNIT							
PARAMETER	(INPUT)	(OUTPUT)	1231 00	NDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	ONT							
+-	А	0				45	70		45	70								
^t PLH	В	Q	C 90 nE			35	55		35	55								
+	А	Q	$C_{\text{ext}} = 80 \text{ pF}, R_{\text{ext}} = 2 \text{ k}\Omega$	C _{ext} = 80 pr,	C _{ext} = 80 pF,	$C_{\text{ext}} = 80 \text{ pF},$	$R_{\text{ext}} = 2 \text{ K}\Omega$		50	80		50	80	ns				
t _{PHL}	В	Q			40	65		40	65									
t _{PHL}	CLR	Q	0 00 - 5	$x_{tt} = 80 \text{ pF}, R_{ext} = 2 \text{ k}\Omega$			27			27	no							
t _{PLH}	CLK	ΙQ	C _{ext} = 80 pr,				40			40	ns							
			$C_{ext} = 80 pF,$	$R_{ext} = 2 k\Omega$	70	110	150	70	110	150								
	A or P	Q or Q	$C_{ext} = 0$,	$R_{ext} = 2 k\Omega$	17	30	50	17	30	50	ns							
t _W	A or B	A or B Q or	A OF B Q OF Q C _E	$C_{ext} = 100 pF$	$R_{ext} = 10 \text{ k}\Omega$	650	700	750	650	700	750							
			$C_{ext} = 1 \mu F$,	$R_{\text{ext}} = 10 \text{ k}\Omega$	6.5*	7	7.5*	6.5	7	7.5	ms							

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

recommended operating conditions

			SI	N54LS22	1.1	SI	N74LS22	21	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	A input	2			2			V
V _{IL}	Low-level input voltage	A input			0.7			0.8	V
ІОН	High-level output current				-400			-400	μΑ
loL	Low-level output current				4			8	mA
4/44	Discourfell of innert and a cast	B input	1*			1			V/s
Δv/Δt Rise or fall of input pulse rate		A input	1*			1			V/μs
TA	Operating free-air temperature		-55		125	0		70	°C

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

SDLS213A - DECEMBER 1983 - REVISED FEBRUARY 1998

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		NIDITIONS [†]	SI	N54LS22	:1	SI	N74LS22	:1	UNIT
	PARAMETER	TEST CC	TEST CONDITIONS†		TYP‡	MAX	MIN	TYP‡	MAX	UNIT
V _{T+}	Positive-going threshold voltage, B input	V _{CC} = MIN			1	2*		1	2	V
V _T _	Negative-going threshold voltage, B input	V _{CC} = MIN		0.7*	0.9		0.8	0.9		٧
VIK		$V_{CC} = MIN,$	I _I = -18 mA			-1.5			-1.5	V
Vон		$V_{CC} = MIN,$	I _{OH} = -400 μA	2.5	3.4		2.7	3.4		V
1/01		V _{CC} = MIN	I _{OL} = 4 mA		0.25	0.4		0.25	0.4	V
VOL		AGC = MINA	I _{OL} = 8 mA					0.35	0.5	V
Ц		$V_{CC} = MAX$,	V _I = 7 V			0.1			0.1	mA
lн		$V_{CC} = MAX,$	V _I = 2.7 V			20			20	μΑ
Ϊ.	A input	V MAY	V- 0.4V			-0.4			-0.4	A
ΊL	CLR, B input	$V_{CC} = MAX,$	V _I = 0.4 V			-0.8			-0.8	mA
los§		V _{CC} = MAX		-20		-100	-20		-100	mA
laa	Quiescent	V MAY			4.7	11		4.7	11	A
ICC	Triggered	VCC = MAX			19	27*		19	27	mA

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

			SN54I	S221	SN74L	UNIT	
			MIN	MAX	MIN	MAX	UNIT
	Dulas duration	A or B	50		50		ns
t _W	ruise duration	CLR	40		40		115
t _{su}	Setup time, inactive state¶	CLR	15		15		ns
R _{ext}	External timing resistance		1.4*	70*	1.4	100	kΩ
C _{ext}	External timing capacitance		0*	1000*	0	1000	μF
	Output duty cycle	$R_T = 2 k\Omega$		50%		50%	
	Output duty cycle	R _T = MAX R _{ext}		90%		90%	

 $[\]ast$ On products compliant to MIL-PRF-38535, this parameter is not production tested.



[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[§] Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

[¶] Inactive-state setup time is also referred to as recovery time.


SN54221, SN54LS221, SN74221, SN74LS221 DUAL MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS SDLS213A – DECEMBER 1983 – REVISED FEBRUARY 1998

switching characteristics V_{CC} = 5 V, R_L = 2 $k\Omega, T_A$ = 25 $^{\circ}C$ (see Figures 1 and 2)

PARAMETER	FROM	то	TEST CO	NDITIONS	SN	154LS22	1	SN	74LS22	1	UNIT								
PARAMETER	(INPUT)	(OUTPUT)	1231 00	NDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT								
+	Α	0				45	70		45	70									
^t PLH	В	Q	0 00 - 5	D 010		35	55		35	55									
4	А	_	\overline{Q} Cext = 80 pr, $R_{\text{ext}} = 2$	$C_{\text{ext}} = 80 \text{ pF},$	C _{ext} = 80 pF,	C _{ext} = 80 pF,	C _{ext} = 80 pF,	$C_{ext} = 80 pF,$	$C_{\text{ext}} = 80 \text{ pr},$	Cext = 60 pr,	Cext = 60 pr,	$R_{ext} = 2 k\Omega$		50	80		50	80	ns
t _{PHL}	В	Q				40	65		40	65									
tPHL	CLR	Q	$C_{\text{ext}} = 80 \text{ pF}, R_{\text{ext}} = 2 \text{ k}\Omega$	D 01-0		35	55		35	55	no								
t _{PLH}	CLR	ΙQ			44	65		44	65	ns									
			$C_{ext} = 80 pF,$	$R_{ext} = 2 k\Omega$	70	120	150	70	120	150									
	A or B	Q or Q	$C_{ext} = 0$,	$R_{ext} = 2 k\Omega$	20	47	70	20	47	70	ns								
t _W	A or B Q or Q	$C_{ext} = 100 pF$	$R_{ext} = 10 \text{ k}\Omega$	670	740	810	670	740	810										
			$C_{ext} = 1 \mu F$,	$R_{ext} = 10 \text{ k}\Omega$	6*	6.9	7.5*	6	6.9	7.5	ms								

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

PARAMETER MEASUREMENT INFORMATION




† A is low.


Figure 1. Switching Characteristics




PARAMETER MEASUREMENT INFORMATION



CONDITION 4: TRIGGERING FROM POSITIVE TRANSITION OF CLR





CONDITION 6: TRIGGER FROM A

† A is low.

[‡]B and CLR are high.


- NOTES: A. Input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O \approx 50\Omega$; for SN54/74221, $t_\Gamma \leq$ 7 ns, $t_f \leq$ 7 ns, for SN54/74LS221, $t_\Gamma \leq$ 15 ns, $t_f \leq$ 6 ns.
 - B. All measurements are made between the 1.5-V points of the indicated transitions for the SN54/74221 or between the 1.3-V points for the SN54/74LS221.

Figure 1. Switching Characteristics (Continued)



SDLS213A - DECEMBER 1983 - REVISED FEBRUARY 1998

PARAMETER MEASUREMENT INFORMATION




NOTES: A. C_L includes probe and jig capacitance.

- B. All diodes are 1N3064 or equivalent.
- C. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
- D. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O \approx 50~\Omega$ and, for SN54/74221, $t_r \leq 7$ ns, $t_f \leq 7$ ns, for SN54/74LS221, $t_r \leq 15$ ns, $t_f \leq 6$ ns.
- E. All measurements are made between the 1.5-V points of the indicated transitions for the SN54/74221 or between the 1.3-V points for the SN54/74LS221.

Figure 2. Load Circuits and Voltage Waveforms



TYPICAL CHARACTERISTICS (SN54/74221 ONLY)†



† Data for temperatures below 0°C and above 70°C, and for supply voltages below 4.75 V and above 5.25 V are applicable for the SN54221 only. NOTE A: These values of resistance exceed the maximum recommended for use over the full military temperature range of the SN54221.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current and complete.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1998, Texas Instruments Incorporated