

# +3.3V Low Power Slew Rate Limited Half-Duplex RS-485 Transceiver

- RS-485 and RS-422 Transceiver
- Operates from a single +3.3V supply
- Interoperable with +5.0V logic
- Driver/Receiver Enable
- Low Power Shutdown Mode
- -7V to +12V Common-Mode Input Voltage Range
- Allows up to 32 transceivers on the serial bus
- Compatibility with the industry standard 75176 pinout
- Driver Output Short-Circuit Protection
- Slew Rate Limited Driver for Low EMI (SP3483)



Now Available in Lead Free Packaging

**DESCRIPTION** 

The **SP3483** device is part of a family of +3.3V low power half-duplex transceivers that meet the specifications of the RS-485 and RS-422 serial protocols. This device is pin-to-pin compatible with the **Sipex SP483** device as well as popular industry standards. The **SP3483** features **Sipex's** BiCMOS process, allowing low power operation without sacrificing performance. The **SP3483** is internally slew rate limited to reduce EMI and can meet the requirements of RS-485 and RS-422 up to 250kbps.

## **TRUTH TABLES**

INPUTS				OUTI	PUTS
			LINE	_	
RE	DE	DI	CONDITION	В	A
X	1	1	No Fault	0	1
X	1	0	No Fault	1	0
X	0	X	X	Z	Z

Table 1. Transmit Function Truth Table

INP	UTS		<b>OUTPUTS</b>
RE	DE	A - B	R
0	0	+0.2V	1
0	0	-0.2V	0
0	0	Inputs Open	1
1	0	X	Z

Table 2. Receive Function Truth Table

# **ABSOLUTE MAXIMUM RATINGS**

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

		+6.0V
Input Voltages		
	Logic	0.3V to +6.0V
	Drivers	0.3V to +6.0V
	Receivers	±15V
Output Voltages		
	Drivers	±15V
	Receivers	0.3V to +6.0V
Storage Tempera	ature	65°C to +150°C
Power Dissipation	n per package	
8-pin NSOIC (dei	rate 6.14mW/°C above +70°C)	500mW
	te 11.8mW/°C above +70°C)	



CAUTION:

ESD (ElectroStatic Discharge) sensitive device. Permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts.

Personnel should be properly grounded prior to handling this device. The protective foam should be discharged to the destination socket before devices are removed.


# ELECTRICAL CHARACTERISTICS

 $T_{\text{MIN}}$  to  $T_{\text{MAX}}$  and  $V_{\text{CC}}$  = +3.3V ± 5% unless otherwise noted.

PARAMETERS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
DRIVER					
DC Characteristics					
Differential Output Voltage	GND		$V_{CC}$	Volts	Unloaded; R = ∞; <i>Figure 1</i>
Differential Output Voltage	2		V <sub>CC</sub>	Volts	with load; $R = 50\Omega$ ; (RS-422); Figure 1
Differential Outract Value or	,			1/-1/-	with least D. 1970; (DO 195); Figure 1
Differential Output Voltage Change in Magnitude of Driver	1.5		$V_{CC}$	Volts	with load; $R = 27\Omega$ ; (RS-485); Figure 1
Differential Output Voltage for					
Complimentary States			0.2	Volts	$R = 27\Omega$ or $R = 50\Omega$ ; Figure 1
Driver Common-Mode			0.2	10110	11 = 27 11 01 11 = 0011, 7 19 110 7
Output Voltage			3	Volts	$R = 27\Omega$ or $R = 50\Omega$ ; Figure 1
Input High Voltage	2.0			Volts	Applies to DE, DI, RE
Input Low Voltage			8.0	Volts	Applies to DE, DI, RE
Input Current			±10	μΑ	Applies to DE, DI, RE
Driver Short-Circuit Current					
V <sub>OUT</sub> = HIGH			±250	mA	-7V ≤ V <sub>O</sub> ≤ +12V
V <sub>OUT</sub> = LOW			±250	mA	-7V ≤ V <sub>O</sub> ≤ +12V
DRIVER					
AC Characteristics				l	<del></del>
Maximum Data Rate	250			kbps	$RE = V_{CC}$ , $DE = V_{CC}$
Driver Input to Output, tpi H	400	900	1500	ns	Figures 2 and 8
Briver input to output, telh		000	1000	110	rigaros 2 ana s
Driver Input to Output, t <sub>PHL</sub>	400	900	1500	ns	Figures 2 and 8
Differential Driver Skew		10		ns	t <sub>DO1</sub> - t <sub>DO2</sub>   Figures 2 and 9
Driver Rise or Fall Time		700	1000	ns	From 10% to 90% Figures 3 and 9
Driver Enable to Output High		700	1300	ns	Figures 4 and 10
Driver Enable to Output Low Driver Disable Time from Low		690 80	1300 120	ns	Figures 5 and 10 Figures 5 and 10
Driver Disable Time from High		90	120	ns ns	Figures 3 and 10 Figures 4 and 10
RECEIVER		- 30	120	113	rigates 4 and 10
DC Characteristics					
Differential Input Threshold	-0.2		+0.2	Volts	-7\/ < \/ . < +12\/
Input Hysteresis	0.2	20	10.2	mV	$-7V \le V_{CM} \le +12V$ $V_{CM} = 0V$
Output Voltage High	V <sub>CC</sub> -0.4			Volts	V <sub>CM</sub> = 00 V <sub>ID</sub> = +200mV, -1.5mA
Output Voltage Low	5		0.4	Volts	$V_{ID} = -200 \text{mV}, 2.5 \text{mA}$
Three-State (High Impedance)					, טו
Output Current			<u>+</u> 1	μΑ	$0V \le V_O \le V_{CC}$ ; RE = $V_{CC}$
Input Resistance	12	15		kΩ	$-7V \le V_{CM} \le +12V$ DE = 0V, $V_{CC} = 0V$ or 3.6V, $V_{IN} = 12V$
Input Current (A, B); V <sub>IN</sub> = 12V			1.0	mA	$DE = 0V, V_{CC} = 0V \text{ or } 3.6V, V_{IN} = 12V$
Input Current (A, B); V <sub>IN</sub> = -7V	_		-0.8	mA	DE = 0V, $V_{CC}$ = 0V or 3.6V, $V_{IN}$ = -7V
Short-Circuit Current	7		60	mA	$0V \le V_{CM} \le V_{CC}$

 $T_{\text{min}}$  to  $T_{\text{MAX}}$  and  $V_{\text{CC}}$  = +3.3V ± 5% unless otherwise noted.

PARAMETERS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
RECEIVER					
AC Characteristics Maximum Data Rate	250	70	400	kbps	RE = 0V, DE = 0V
Receiver Input to Output, t <sub>PLH</sub>	35	70	120	ns	Figures 6 and 11
Receiver Input to Output, $t_{\rm PHL}$	35	70	120	ns	Figures 6 and 11
Differential Receiver Skew		50		ns	t <sub>RSKEW</sub> =  t <sub>RPHL</sub> - t <sub>RPLH</sub>   Figures 6 and 11
Receiver Enable to Output Low Receiver Enable to		45	70	ns	Figures 7 and 12; S <sub>1</sub> closed, S <sub>2</sub> open
Output High		45	70	ns	Figures 7 and 12; S <sub>2</sub> closed, S <sub>1</sub> open
Receiver Disable from Low Receiver Disable from High		45 45	70 70	ns ns	Figures 7 and 12; S <sub>1</sub> closed, S <sub>2</sub> open Figures 7 and 12; S <sub>2</sub> closed, S <sub>1</sub> open
Shutdown Timing					
Time to Shutdown	50	200	600	ns	$\overline{RE} = 5V$ , DE = 0V
Driver Enable from Shutdown to Output High Driver Enable from Shutdown			2000	ns	Figures 4 and 10
to Output Low			2000	ns	Figures 5 and 10
Receiver Enable from Shutdown to Output High Receiver Enable from			2500	ns	Figures 7 and 12; S <sub>2</sub> closed, S <sub>1</sub> open
Shutdown to Output Low			2500	ns	Figures 7 and 12; S <sub>1</sub> closed, S <sub>2</sub> open
POWER REQUIREMENTS					
Supply Current No Load		350	650	μΑ	PE DI - OV or V · DE - V
NO LOAU		250	030	μΑ	$\overrightarrow{RE}$ , DI = 0V or $V_{CC}$ ; DE = $V_{CC}$ $\overrightarrow{RE}$ = 0V, $\overrightarrow{DI}$ = 0V or $V_{CC}$ ; DE = 0V
Shutdown Mode			10	μΑ	DE = 0V, RE=V <sub>CC</sub>



SP3483 Pinout (Top View)

#### **DESCRIPTION**

The **SP3483** device is part of a family of +3.3V low power half-duplex transceivers that meet the specifications of the RS-485 and RS-422 serial protocols. The device is pin-to-pin compatible with the Sipex **SP483** device as well as popular industry standards. The **SP3483** features **Sipex's** BiCMOS process allowing low power operation without sacrificing performance.

#### **Drivers**

The driver outputs of the **SP3483** are differential outputs meeting the RS-485 and RS-422 standards. The typical voltage output swing with no load will be 0 Volts to +3.3 Volts. With a loading of  $54\Omega$  across the differential outputs, the drivers maintain greater than 1.5V voltage levels. The drivers have an enable control line which is active HIGH. A logic HIGH on DE (pin 3) will enable the differential driver outputs. A logic LOW on DE (pin 3) will force the driver outputs into high impedance (high-Z).

The **SP3483** has internally slew rate limited driver outputs to minimize EMI. The tranceivers will operate up to 250kbps. The 250mA  $I_{SC}$  maximum limit on the driver output allows the **SP3483** to withstand an infinite short circuit over the -7.0V to +12.0V common mode range without catastrophic damage to the IC.

## **PIN FUNCTION**

Pin 1 – RO – Receiver Output.

Pin  $2 - \overline{RE}$  – Receiver Output Enable Active LOW.

Pin 3 – DE – Driver Output Enable Active HIGH.

Pin 4 − DI − Driver Input.

Pin 5 – GND – Ground Connection.

 $Pin\ 6-A-Driver\ Output/Receiver\ Input$ 

Non-inverting.

Pin 7 – B – Driver Output/Receiver Input Inverting.

Pin 8 – Vcc – Positive Supply +3.00V < V $_{CC}$  < +3.60V

### Receivers

The **SP3483** receiver has differential inputs with an input sensitivity as low as  $\pm 200 \text{mV}$ . Input impedance of the receivers is typically  $15 \text{k}\Omega$  ( $12 \text{k}\Omega$  minimum). A wide common mode range of -7V to +12V allows for large ground potential differences between systems. The receiver of the **SP3483** has a high impedance (high-z) enable control pin. A logic LOW on  $\overline{\text{RE}}$  (pin 2) will enable the receiver, a logic HIGH on  $\overline{\text{RE}}$  (pin 2) will disable the receiver.

The receiver of the **SP3483** will operate up to 250kbps. The receiver is equipped with a fail-safe feature that guarantees the receiver output will be in a HIGH state when the input is left unconnected.

#### Shutdown Mode

The **SP3483** is equipped with a Shutdown mode. To enable the Shutdown state, both the driver and receiver must be disabled simultaneously. A logic LOW on DE (pin 3) and a logic HIGH on RE (pin 2) will put the **SP3483** into Shutdown mode. In Shutdown, supply current will drop to typical 1µA, 10µA maximum.




Figure 1. Driver DC Test Load Circuit




Figure 3. Driver Differential Output Delay and Transition Time Circuit




Figure 5. Driver Enable and Disable Timing Circuit, Output LOW




Figure 7. Receiver Enable and Disable Timing Circuit




Figure 2. Driver Propagation Delay Test Circuit




Figure 4. Driver Enable and Disable Timing Circuit, Output HIGH




Figure 6. Receiver Propagation Delay Test Circuit




Figure 8. Driver Propagation Delay Waveforms




Figure 10. Driver Enable and Disable Timing Waveforms




Figure 9. Driver Differential Output Delay and Transition Time Waveforms




Figure 11. Receiver Propagation Delay Waveforms







Figure 12. Receiver Enable and Disable Waveforms

**NOTE 1:** The input pulse is supplied by a generator with the following characteristics:


PRR=250KHz, 50% duty cycle,  $t_r < 6.0$ ns,  $Z_0 = 50\Omega$ . **NOTE 2:**  $C_L$  includes probe and stray capacitance.









8 PIN PDIP JEDEC MS-001	Dimensions in inches		
(BA) Variation	MIN	NOM	MAX
A	-	-	.210
A1	.015	-	-
A2	.115	.130	.195
b	.014	.018	.022
b2	.045	.060	.070
b3	.030	.039	.045
С	.008	.010	.014
D	.355	.365	.400
D1	.005	-	-
Е	.300	.310	.325
E1	.240	.250	.280
e	.100 BSC		
eA	.300 BSC		
eB	-	-	.430
L	.115	.130	.150



**8 PIN PDIP** 



DIMENSIONS Minimum/Maximum (mm)	8 Pin NSOIC (JEDEC MS-012, AA - VARIATION)		
COMMON HEIGH	HT DIMEN	NSION	
SYMBOL	MIN	NOM	MAX
А	1.35	-	1.75
A1	0.10	-	0.25
A2	1.25	ı	1.65
b	0.31	-	0.51
С	0.17	-	0.25
D	4.90 BSC		
E	6.00 BSC		
E1	3.90 BSC		
е	1.27 BSC		
L	0.40	-	1.27
L1	1.04 REF		
L2	0.25 BSC		
Ø	00	-	8º
Ø1	5º	-	15º



**PACKAGE: 8 PIN NSOIC** 

# **ORDERING INFORMATION**

Part Number	Temperature Range 0°C to +70°C	Package
SP3483CN/TR		8-pin NSOIC
SP3483EN	40°C to +85°C	8-pin NSOIC
	-40°C to +85°C	
	-40°C to +85°C	

Available in lead free packaging. To order add "-L" suffix to part number.

Example: SP3483EN/TR = standard; SP3483EN-L/TR = lead free

/TR = Tape and Reel

Pack quantity is 2,500 for NSOIC.



**Sipex Corporation** 

Headquarters and Sales Office 233 South Hillview Drive Milpitas, CA 95035 TEL: (408) 934-7500 FAX: (408) 935-7600

Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume any liability arising out of the application or use of any product or circuit described hereing; neither does it convey any license under its patent rights nor the rights of others.