



SSL5237BTE

Mains dimmable buck LED driver IC 10 Ohm/700 V

Rev. 1 — 13 March 2015

Product data sheet

1. General description

The SSL5237BTE is a highly integrated, high-precision buck controller with an internal MOSFET. It is intended to drive low-cost compact dimmable LED lamps up to 10 W. The SSL5237BTE is designed to achieve high power factor and good phase-cut dimming performance.

The SSL5237BTE operates in Boundary Conduction Mode (BCM) with constant on-time control. It regulates a constant output current over line and load variations. The wide switching frequency range makes it possible to choose an inductor, which enables the optimization of inductor size, efficiency and EMI.

The SSL5237BTE can start up and operate in switching mode directly from line using an external resistor without auxiliary supply. To provide a low-cost driver design, an off-the-shelf inductor can be used, which provides flexibility in application design.

2. Features and benefits

- Integrated MOSFET (10 Ω /700 V)
- Supports most available dimming solutions
- Deep dimming level
- Flicker-free dimming
- Low component count ensuring a compact solution and small, single layer Printed-Circuit Board (PCB) footprint
- Excellent line regulation and load regulation and good LED output current accuracy
- Efficient BCM operation with:
 - ◆ Minimal recovery losses in freewheel diode
 - ◆ Zero Current Switching (ZCS) and Valley switching for turn-on of switch
 - ◆ Minimum inductance value and size required
 - ◆ High efficiency (up to 91 %)
 - ◆ Ultra low IC current during operation (< 165 μ A)
- Auto-recovery protections:
 - ◆ UnderVoltage LockOut (UVLO)
 - ◆ Cycle-by-cycle OverCurrent Protection (OCP)
 - ◆ Internal OverTemperature Protection (OTP)
 - ◆ Output OverVoltage Protection (OVP)
 - ◆ Output Short Protection (OSP)
- Extended IC lifetime



3. Applications

- The SSL5237BTE is intended for low-cost, non-isolated dimmable lighting applications that work from single mains voltage.

4. Quick reference data

Table 1. Quick reference data

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{CC}	supply voltage	operating range [1]	9.9	-	16	V
R_{DSon}	on-state resistance	$I_{I(DRAIN)} = 200 \text{ mA}$				
		$T_j = 25 \text{ }^{\circ}\text{C}$	-	11.7	-	Ω
		$T_j = 125 \text{ }^{\circ}\text{C}$	-	17.8	-	Ω
$I_{I(DRAIN)}$	input current on pin DRAIN	duty cycle < 25 %	-0.8	-	+0.8	A
$V_{I(DRAIN)}$	input voltage on pin DRAIN		-0.4	-	+700	V

[1] An internal clamp sets the supply voltage. The current into the VCC pin must not exceed the maximum I_{VCC} value (see [Table 4](#)).

5. Ordering information

Table 2. Ordering information

Type number	Package		
	Name	Description	Version
SSL5237BTE	HSO8	plastic thermal enhanced small outline package; 8 leads; body width 3.9 mm; exposed die pad	SOT786-1

6. Block diagram




Fig 1. SSL5237BTE block diagram

7. Pinning information

7.1 Pinning




Fig 2. SSL5237BTE pin configuration (HSO8 package)

7.2 Pin description

Table 3. Pin description

Symbol	Pin	Description
GATE	1	gate of internal switch
ISNS	2	ground current sense input
VCC	3	supply voltage
COMP	4	loop compensation to provide stable response
DIM	5	dimming control input
DEMOVP	6	input from LED output for demagnetization timing, valley detection, and OVP
GND	7	ground
DRAIN	8	drain of high-side internal MOSFET

8. Functional description

8.1 Converter operation

The SSL5237BTE is a high-side switching on-time controlled BCM buck converter. [Figure 3](#) shows the basic application diagram. To save IC supply current, an integrated source-switch topology is used.

The converter operates at the boundary between Continuous Conduction Mode (CCM) and Discontinuous Conduction Mode (DCM). [Figure 5](#) shows the waveforms.

When the internal switch is switched on at t_0 , the inductor current I_L proportionally to $V_{in} - V_{out}$ builds up from zero during the source-switch on-time (t_0 to t_1). Energy is stored in inductor L2. When the internal source-switch switches off at t_1 , I_L flows through the freewheeling diode D2 and the output capacitor C5. The inductor current drops proportionally to V_{out} (t_2 to t_3). When I_L reaches zero at t_3 , a new switching cycle is started after a short delay (t_3 to t_{00}) from valley detection.




Fig 3. SSL5237BTE basic application diagram

8.2 On-time control

When measuring the inductor current I_L using sense resistor R4, the on-time is regulated so that the average $ISNS$ voltage ($V_{intregd(AV)ISNS}$) is regulated to 300 mV during the off-time of the main switch. The average output current I_{out} can be calculated with [Equation 1](#):

$$I_{out} = \frac{V_{intregd(AV)ISNS}}{R4 + R_{bond} \times \delta_{swon}} \quad (1)$$

Where:

- R_{bond} is the ISNS bond wire resistance
- δ_{swon} is the switch-on duty cycle


8.3 Dimming control

When measuring the phase-cut mains voltage using the DIM pin, the DIM voltage modulates the internal reference voltage. The dimmed output current $I_{o(dim)}$ can be calculated with [Equation 2](#):

$$I_{o(dim)} = \frac{V_{dim(itg)AV(ISNS)}}{R4 + R_{bond} \times \delta_{swon}} \quad (2)$$


Where:

- R_{bond} is the ISNS bond wire resistance
- δ_{swon} is the switch-on duty cycle



8.4 Valley detection

When I_L has decreased to zero at t_3 , the LEDP voltage starts to oscillate around the $V_{in} - V_{out}$ level, with amplitude V_{out} and frequency (f_{ring}). A special circuit called valley detection is integrated in the SSL5237BTE. It senses when the LEDP voltage reaches its lowest level (valley) at the DEMOV_P pin. The internal source-switch is switched on again when the valley is detected. As a result, the switch-on switching losses are reduced.



8.5 Start-up

The supply current for the IC is supplied by resistor R3. Just before V_{CC} reaches the start-up voltage level ($V_{startup}$), the IC draws an additional start-up current ($I_{CC(startup)}$). So the supply current in operation is lower than the supply current during start-up conditions. It prevents lamp flicker when the mains voltage increases or decreases slowly.




Fig 6. Start-up current waveform

8.6 Leading-Edge Blanking (LEB)

To prevent false detection of overcurrent, a blanking time following switch-on is implemented. When the internal switch turns on, a short current spike can occur because of the capacitive discharge of voltage over the drain and the source. It is disregarded during the LEB time (t_{leb}).

8.7 Magnetization switching

When the mains voltage is very low, during dimming or around the zero crossings of the mains, the system hardly delivers any energy to the LED. To improve the efficiency, maximum off-time ($t_{off(max)}$) switching limits the switching frequency to < 25 kHz. A peak voltage on the ISNS pin below the $V_{I(min)SNS}$ voltage indicates a low mains voltage.

8.8 Protections

The IC incorporates the following protections:

- UnderVoltage LockOut (UVLO)
- Cycle-by-cycle OverCurrent Protection (OCP)
- Internal OverTemperature Protection (OTP)
- Cycle-by-cycle maximum on-time protection
- Output OverVoltage Protection (OVP)
- Output Short Protection (OSP)

8.8.1 UnderVoltage LockOut (UVLO)

When the voltage on the VCC pin drops to below $V_{th(UVLO)}$, the IC stops switching. An attempt is made to restart IC when the $V_{CC} > V_{startup}$.

8.8.2 Cycle-by-cycle OverCurrent Protection (OCP)

The SSL5237BTE contains a built-in peak current detector. It triggers when the voltage at the ISNS pin reaches the peak level $V_{I(max)ISNS}$. A resistor connected to the ISNS pin senses the current through the inductor I_L . The maximum current in inductor $I_{L(max)}$ can be calculated with [Equation 3](#):

$$I_{L(max)} = \frac{V_{I(max)ISNS}}{R4 + R_{bond} \times \delta_{swon}} \quad (3)$$

Where:

- R_{bond} is the ISNS bond wire resistance
- δ_{swon} is the switch-on duty cycle

The sense circuit is activated after the LEB time (t_{leb}). It automatically provides protection for maximum LED current during operation. A propagation delay exists between overcurrent detection and the actual source-switch switch-off. Due to this delay, the actual peak current is slightly higher than the OCP level set by the resistor in series with the ISNS pin.

8.8.3 OverTemperature Protection (OTP)

When the internal OTP function is triggered at IC junction temperature $T_{pl(IC)}$, the converter stops switching. The IC resumes switching when the IC temperature drops to below $T_{pl(IC)rst}$.

8.8.4 Cycle-by-cycle maximum on-time protection

Measuring the inductor current I_L using sense resistor R_{sense} regulates the on-time. The on-time is limited to a fixed value ($t_{on(max)}$). It protects the system and the IC when the ISNS pin is shorted or the system works at very low mains.

8.8.5 Output OverVoltage Protection (OVP)

Measuring the voltage at the DEMOVP pin during the secondary stroke gives an accurate output OVP. The resistive divider connected between the LEDP node and the DEMOVP pin sets the maximum LED voltage.

An internal counter prevents false OVP detection because of noise on the DEMOVP pin. After three continuous cycles with a DEMOVP pin voltage exceeding the OVP level, OVP is triggered.

OVP triggers a restart sequence: A discharge current ($I_{CC(dch)}$) is enabled and discharges V_{CC} to below $V_{rst(latch)}$. When $V_{rst(latch)}$ is reached, the system restarts.

8.8.6 Output Short Protection (OSP)

The converter operates in Discontinuous Conduction Mode (DCM). A new cycle is only started after the previous cycle has ended. Measuring the voltage on the DEMOVP pin detects the end of the cycle. When the DEMOVP pin voltage drops to below the demagnetization level ($V_{det(demag)}$) and a valley is detected, a new cycle starts. The converter regulates the adjusted output current and the on-time is reduced to a safe value by this feedback. The reduced on-time in combination with a very long demagnetization period prevents the converter from any damage or excessive dissipation.

To prevent false demagnetization detection, a blanking time ($t_{sup(xfmr_ring)}$) is implemented at the start of the secondary stroke.

8.9 Supply management

The IC starts up when the voltage at the VCC pin exceeds $V_{startup}$. The IC locks out (stops switching) when the voltage at the VCC pin drops to below $V_{th(UVLO)}$. The hysteresis between the start and stop levels allows the VCC capacitor to supply the IC during zero-crossings of the mains.

The SSL5237BTE incorporates an internal VCC clamping circuit. The clamp limits the voltage on the VCC supply pin to the maximum value $V_{clamp(VCC)}$. If the maximum current of the external resistor minus the current consumption of the IC is lower than the limiting value of I_{VCC} in [Table 4](#), no external Zener diode is required.

9. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
Voltages					
V _{CC}	supply voltage	current limited [1][2]	−0.4	18	V
V _{GATE}	gate voltage	current limited [1][2]	−0.4	18	
V _{I(DRAIN)}	input voltage on pin DRAIN	current limited [1][2]	−0.4	+700	V
V _{I(ISNS)}	input voltage on pin ISNS		−0.4	+5	V
V _{IO(COMP)}	input/output voltage on pin COMP		−0.4	+5.3	V
V _{I(DEMOVP)}	input voltage on pin DEMOVP		−6	+6	V
V _{I(DIM)}	input voltage on pin DIM		−0.4	+5	V
Currents					
I _{I(VCC)}	input current on pin VCC		-	+8.8	mA
I _{I(DRAIN)}	input current on pin DRAIN	RMS current; maximum average current = 100 mA; duty cycle < 25 %	-	210	mA
		duty cycle < 25 %	−0.8	+0.8	A
I _{I(ISNS)}	input current on pin ISNS	duty cycle < 25 %	−0.8	+0.8	A
General					
P _{tot}	total power dissipation	T _{amb} < 75 °C	-	0.9	W
T _{stg}	storage temperature		−55	+150	°C
T _j	junction temperature		−40	+160	°C
ESD					
V _{ESD}	electrostatic discharge voltage	class 1			
		human body model [3]	−2000	+2000	V
		charged device model [4]	−500	+500	V

[1] The current into the VCC pin must not exceed the maximum I_{VCC} value.

[2] An internal clamp sets the supply voltage and current limits.

[3] Equivalent to discharge a 100 pF capacitor through a 1.5 kΩ series resistor.

[4] Charged device model: equivalent to charging the IC up to 1 kV and the subsequent discharging of each pin down to 0 V over a 1 Ω resistor.

10. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Typ	Unit
$R_{th(j-a)}$	thermal resistance from junction to ambient	in free air; HSO8 package; PCB: 2 cm × 3 cm; 35 μm copper (Cu)/layer; copper for IC: 6.6 cm	117	K/W
		in free air; HSO8 package; PCB: JEDEC 2s2p	49	K/W
Ψ_{j-top}	thermal characterization parameter from junction to top of package	top package temperature measured at the warmest point on top of the case; HSO8 package	4	K/W

11. Characteristics

Table 6. Characteristics

$T_{amb} = 25\text{ }^{\circ}\text{C}$; $V_{CC} = 15\text{ V}$; all voltages are measured with respect to ground pin (pin 7); currents are positive when flowing into the IC; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Supply (pin VCC)						
$V_{startup}$	start-up voltage		14.45	14.9	15.35	V
$V_{th(UVLO)}$	undervoltage lockout threshold voltage		9.6	9.9	10.2	V
ΔV_{VCC}	voltage difference on pin VCC		0.17	0.30	0.43	V
$V_{clamp(VCC)}$	clamp voltage on pin VCC	$I_{I(VCC)} = 2.6\text{ mA}$	15.2	15.8	16.4	V
$V_{rst(latch)}$	latched reset voltage		5.8	6.2	6.6	V
$I_{CC(oper)}$	operating supply current	switching at 100 kHz	125	145	165	μA
$I_{CC(startup)}$	start-up supply current		120	145	170	μA
$I_{CC(dch)}$	discharge supply current	$V_{CC} = V_{rst(latch)}$	3.7	-	-	mA
Loop compensation (pin COMP)						
$V_{ton(zero)}$	zero on-time voltage		1.9	2.0	2.1	V
$V_{ton(max)}$	maximum on-time voltage		3.8	4.0	4.2	V
$V_{clamp(COMP)}$	clamp voltage on pin COMP		4.3	4.7	5.1	V
$t_{on(max)}$	maximum on-time	$V_{IO(COMP)} = 4\text{ V}$	12.3	15.5	18.7	μs
$I_{O(COMP)}$	output current on pin COMP	$V_{I(ISNS)} = 0\text{ V}$; $V_{I(DIM)} > 2\text{ V}$	2.4	3.0	3.6	μA
$I_{dch(COMP)}$	Discharge current on pin COMP	$V_{I(DIM)} = 0\text{ V}$	350	550	750	nA
Valley detection and overvoltage detection (pin DEMOVP)						
$I_{prot(DEMOVP)}$	protection current on pin DEMOVP	open current; $V_{I(DEMOVP)} = 0\text{ V}$	-250	-180	-50	nA
$V_{th(ovp)}$	overvoltage protection threshold voltage		1.74	1.81	1.88	V
$N_{cy(ovp)}$	number of overvoltage protection cycles		-	3	-	-

Table 6. Characteristics ...continued

$T_{amb} = 25\text{ }^{\circ}\text{C}$; $V_{CC} = 15\text{ V}$; all voltages are measured with respect to ground pin (pin 7); currents are positive when flowing into the IC; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$(dV/dt)_{vrec}$	valley recognition voltage change with time	[2]	-	-3.8	-	V/ μs
$V_{det(demag)}$	demagnetization detection voltage		4	18	32	mV
$t_{sup(xfmr_ring)}$	transformer ringing suppression time		1.2	1.5	1.8	μs
Current sensing (pin ISNS)						
$V_{I(min)ISNS}$	minimum input voltage on pin ISNS		30	50	70	mV
$V_{I(max)ISNS}$	maximum input voltage on pin ISNS		1.7	1.8	1.9	V
$t_{on(min)}$	minimum on-time	[3]	310	410	510	ns
t_d	delay time	[3]	-	100	-	ns
$g_m(ISNS)$	ISNS transconductance	$V_{I(ISNS)}$ to $I_{O(Comp)}$	8.4	9.7	11	$\mu\text{A/V}$
$V_{intregd(max)ISNS}$	maximum internal regulated voltage on pin ISNS	$V_{I(DIM)} > 2\text{ V}$	0.298	0.31	0.324	V
Dimming control (pin DIM)						
$V_{intregd(AV)}/V_{dim}$	average internal regulated voltage ratio to dimming voltage	$0.65\text{ V} < V_{DIM} < 2\text{ V}$	190	200	210	mV/V
		$0.25\text{ V} < V_{DIM} < 0.6\text{ V}$	58	70	92	mV/V
$V_{clamp(DIM)}$	clamp voltage on pin DIM	$I_{I(DIM)} = 200\text{ }\mu\text{A}$	3.8	4.0	4.2	V
Driver (pin DRAIN)						
R_{DSon}	on-state resistance	$I_{I(DRAIN)} = 200\text{ mA}$				
		$T_j = 25\text{ }^{\circ}\text{C}$	-	11.7	13	Ω
		$T_j = 125\text{ }^{\circ}\text{C}$	-	17.8	20[4]	Ω
$t_{off(max)}$	maximum off-time		30	40	50	μs
$I_{leak(DRAIN)}$	leak current on pin DRAIN	$V_{I(DRAIN)} = 700\text{ V}$	-	-	10	μA

Table 6. Characteristics ...continued
T_{amb} = 25 °C; V_{CC} = 15 V; all voltages are measured with respect to ground pin (pin 7); currents are positive when flowing into the IC; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Temperature protection						
T _{pl(IC)}	IC protection level temperature		140	150	165	°C
T _{pl(IC)rst}	reset IC protection level temperature		106	118	130	°C

- [1] The start-up voltage and the clamp voltage are correlated.
- [2] Guaranteed by design.
- [3] $t_{deb} = t_{on(min)} - t_d$; $t_{on(min)}$ is only effective when OCP is triggered.
- [4] The value is based on extrapolated data.

12. Application information




Fig 7. SSL5237BTE typical application diagram

13. Package outline

HSO8: plastic thermal enhanced small outline package;
8 leads; body width 3.9 mm; exposed die pad

SOT786-3




Fig 8. Package outline SOT786-3 (HSO8)

14. Revision history

Table 7. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
SSL5237BTE v.1	20150313	Product data sheet	-	-

15. Legal information

15.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b)

whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

GreenChip — is a trademark of NXP Semiconductors N.V.

16. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

17. Contents

1	General description	1
2	Features and benefits	1
3	Applications	2
4	Quick reference data	2
5	Ordering information	2
6	Block diagram	3
7	Pinning information	3
7.1	Pinning	3
7.2	Pin description	4
8	Functional description	4
8.1	Converter operation	4
8.2	On-time control	5
8.3	Dimming control	5
8.4	Valley detection	6
8.5	Start-up	7
8.6	Leading-Edge Blanking (LEB)	7
8.7	Magnetization switching	7
8.8	Protections	8
8.8.1	UnderVoltage LockOut (UVLO)	8
8.8.2	Cycle-by-cycle OverCurrent Protection (OCP)	8
8.8.3	OverTemperature Protection (OTP)	8
8.8.4	Cycle-by-cycle maximum on-time protection	8
8.8.5	Output OverVoltage Protection (OVP)	8
8.8.6	Output Short Protection (OSP)	9
8.9	Supply management	9
9	Limiting values	10
10	Thermal characteristics	11
11	Characteristics	11
12	Application information	13
13	Package outline	14
14	Revision history	15
15	Legal information	16
15.1	Data sheet status	16
15.2	Definitions	16
15.3	Disclaimers	16
15.4	Trademarks	17
16	Contact information	17
17	Contents	18

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP Semiconductors N.V. 2015.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 13 March 2015

Document identifier: SSL5237BTE