# 577

# STHVDAC-303

# High voltage BST capacitance controller

Datasheet - production data

### **Features**

- Dedicated ASIC to control BST tunable capacitances
- Operation compliant with cellular systems requirements
- Integrated boost converter with 3 programmable outputs (from 0 to 30 V)
- Low power consumption
- 3-wire serial interface (30 or 32 bit SPI)
- Available in WLCSP for stand-alone or SiP module integration
- RF tunable passive implementation in mobile phones to optimize the radiated performances

### **Application**

- Cellular antenna tunable matching network in multi-band GSM/WCDMA mobile phone
- Compatible with open loop antenna tuner applications





Figure 1. Pin configuration (bump view)



# **Description**

The ST BST capacitance controller STHVDAC-303 is a high voltage digital to analog converter (DAC), specifically designed to control and meet the wide tuning bias voltage requirement of the BST tunable capacitances.

It provides 3 independent high voltage outputs, thus having the capability to control 3 different capacitances in parallel. It is fully controlled through a 3-wire serial interface.

BST capacitances are tunable capacitances intended for use in mobile phone application, and dedicated to RF tunable applications. These tunable capacitances are controlled through a bias voltage ranging from 0 to 30 V. The implementation of BST tunable capacitance in mobile phones enables significant improvement in terms of radiated performance, making the performance almost insensitive to the external environment.

Contents STHVDAC-303

# **Contents**

| 1  | Elec  | trical characteristics         |
|----|-------|--------------------------------|
| 2  | Fund  | ctional block diagram          |
| 3  | The   | ory of operation8              |
|    | 3.1   | HVDAC output voltages 8        |
|    | 3.2   | Operating modes 9              |
|    | 3.3   | Power-on reset                 |
|    | 3.4   | 3-wire serial interface        |
|    | 3.5   | Power-up / down sequence 9     |
|    | 3.6   | Settling time 9                |
|    | 3.7   | Power supply sequencing        |
|    | 3.8   | Timing parameters              |
| 4  | Regi  | ister table                    |
| 5  | Seria | al interface specification13   |
| 6  | Seria | al interface frame structure15 |
| 7  | Арр   | lication schematic18           |
| 8  | Orde  | ering information schemes      |
| 9  | Pack  | kage information               |
| 10 | Orde  | ering information              |
| 11 | Revi  | sion history                   |

# 1 Electrical characteristics

 Table 1.
 Absolute maximum ratings (limiting value)

| Symbol                 | Parameter                                   | Rating                         | Unit |
|------------------------|---|--------------------------------|------|
| $AV_DD$                | Analog supply voltage                       | -0.3 to +5.5                   | V    |
| V <sub>dig</sub>       | Digital supply voltage                      | -0.3 to +3.3                   | V    |
| V <sub>I/O</sub>       | Input voltage logic lines (DATA, CLK, CS)   | -0.5 to V <sub>dig</sub> + 0.5 | V    |
| V <sub>ESD (HBM)</sub> | Human body model, JESD22-A114-B, All I/O    | 2                              | kV   |
| V <sub>ESD (CDM)</sub> | Charge device model, JESD22-C101-C, All I/O | 500                            | V    |
| T <sub>stg</sub>       | Storage temperature range                   | -55 to +150                    | °C   |
| T <sub>j</sub>         | Maximum junction temperature                | 150                            | °C   |

Table 2. Recommended operating conditions

| Symbol              | Parameter                                      |                      | Unit |                        |         |
|---------------------|--|----------------------|------|------------------------|---------|
| Cymbo.              | i didiliotoi                                   | Min.                 | Тур. | Max.                   | O I III |
| T <sub>AMB_oP</sub> | Operating ambient temperature                  | -25                  | -    | +85                    | °C      |
| AV <sub>DD</sub>    | Analog supply voltage                          | 2.3                  | -    | 5                      | V       |
| V <sub>dig</sub>    | Digital supply voltage                         | 1.7                  | -    | 3                      | V       |
| V <sub>IH</sub>     | Input voltage logic level HIGH (DATA, CLK, CS) | 0.7*V <sub>dig</sub> | -    | V <sub>dig</sub> + 0.3 | V       |
| $V_{IL}$            | Input voltage logic level LOW (DATA, CLK, CS)  | -0.3                 | -    | 0.35*V <sub>dig</sub>  | ٧       |

Electrical characteristics STHVDAC-303

Table 3. DC characteristics

|  | Conditions: AV <sub>dd</sub>    | from 2.3 to 5 V, V <sub>dig</sub> from 1.7 to 3 V,<br>unless otherwise specified                             |      | -25 °C to +8        | 35 °C           |      |
|--|---------------------------------|--|------|---------------------|-----------------|------|
| Symbol   | Parameter                       | Conditions   | Min. | Typ. <sup>(1)</sup> | Max.            | Unit |
|  | A)/                             | Shutdown mode  |      |                     | 5               | μΑ   |
| I <sub>DD</sub> AV <sub>DD</sub> supply curren | Av <sub>DD</sub> supply current | Active mode (3 outputs active)   |      | 0.67                | 1               | mA   |
|  |                                 | Shutdown mode, CS level LOW  |      |                     | 10              | μΑ   |
| l <sub>dig</sub>                               | V <sub>dig</sub> supply current | Active Mode: (3 outputs active) CS LOW CS HIGH, F <sub>CLK</sub> = 13 MHz CS HIGH, F <sub>CLK</sub> = 26 MHz |      |                     | 0.2<br>0.6<br>1 | mA   |
| I <sub>IH</sub>                                | Input current logic level HIGH  | Any mode, DATA, CLK, CS pins   | -2   |                     | 2               | μΑ   |
| I <sub>IL</sub>                                | Input current logic level LOW   | Any mode, DATA, CLK, CS pins   | -2   |                     | 2               | μΑ   |

<sup>1.</sup> Typical value with typical application condition,  $V_{HV}$  = 20 V,  $AV_{DD}$  = 3.3 V, 25 °C,  $I_{load}$  = 3\*1 $\mu A$ 

Table 4. Boost converter characteristics

| Conditions: AV $_{ m DD}$ from 2.3 to 5 V, V $_{ m dig}$ from 1.7 to 3 V, T $_{ m amb}$ from -25 °C to +85 °C unless otherwise specified) |                                     |  |      |      |      |                   |  |  |  |  |
|---|-------------------------------------|--|------|------|------|-------------------|--|--|--|--|
| Symbol  | Parameter                           | Conditions   | Min. | Тур. | Max. | Unit              |  |  |  |  |
| V <sub>hv_low</sub>   | Minimum programmable output voltage | Active mode,<br>DAC_boost = 0h   |      | 15   |      | V                 |  |  |  |  |
| V <sub>hv_high</sub>  | Maximum programmable output voltage | Active mode,<br>DAC_boost = Fh   |      | 30   |      | V                 |  |  |  |  |
| Resolution  | Boost voltage resolution            | 4 bits DAC   |      | 1    |      | V                 |  |  |  |  |
| Error   | DAC boost error                     | DAC A, DAC B, DAC C and DAC_boost settings according to <i>Table 6</i> . | -6   |      | +6   | %V <sub>out</sub> |  |  |  |  |

Table 5. High voltage DAC output characteristics

| Condition           | ns: AV <sub>DD</sub> from 2.3 to 5 V, V | v <sub>dig</sub> from 1.7 to 3 V, T <sub>amb</sub> from -25<br>unless otherwise specified) | °C to +8 | 5 °C, OUT | A, OUTB, | OUTC,             |
|---------------------|---|--|----------|-----------|----------|-------------------|
| Symbol              | Parameter                               | Conditions   | Min.     | Тур.      | Max.     | Unit              |
| SHUTDOWN            | MODE                                    |  |          | •         | •        | •                 |
| Z <sub>out</sub>    | OUTA, OUTB, OUTC output impedance       |  | 7        |           |          | МΩ                |
| ACTIVE MO           | DE                                      |  |          |           |          |                   |
| V <sub>OH</sub>     | OUTA, OUTB, OUTC maximum output voltage | DAC A = DAC B = DAC C = FFh<br>DAC_boost = Fh <sub>1</sub> I <sub>OH</sub> < 10 μA         | 26.5     |           |          | V                 |
| V <sub>OL</sub>     | OUTA, OUTB, OUTC minimum output voltage | DAC A = DAC B = DAC C = 01h<br>DAC_boost from 0h to Fh<br>$I_{OL}$ < 10 $\mu$ A            |          |           | 2        | V                 |
| R <sub>PD</sub>     | OUTA, OUTB, OUTC set in pull down mode  | DAC A = DAC B = DAC C = 00h<br>DAC_boost from 0h to Fh                                     |          |           | 500      | Ω                 |
| Resolution          | Voltage resolution / OUTA, OUTB, OUTC   | 8 bits DAC, full range 30 V  |          | 117.64    |          | mV                |
| V <sub>offset</sub> | Zero scale offset                       | DAC A, DAC B, DAC C and DAC_boost settings according to <i>Table 6</i> .                   | -2       |           | +2       | LSB               |
| INL                 | Integral non linearity                  | DAC A, DAC B, DAC C and DAC_boost settings according to <i>Table 6</i> .                   | -3       |           | +3       | LSB               |
| DNL                 | Differential non linearity              | DAC A, DAC B, DAC C and DAC_boost settings according to <i>Table 6</i> .                   | -0.5     |           | +0.5     | LSB               |
| ∆gain               | Gain error                              | DAC A, DAC B, DAC C and DAC_boost settings according to <i>Table 6</i> .                   | -6       |           | +6       | %V <sub>out</sub> |
| I <sub>sc</sub>     | Over current protection                 | Any DAC output   |          |           | 50       | mA                |

Electrical characteristics STHVDAC-303

Table 6. Recommended settings for DAC outputs and DAC\_boost

Conditions: AV $_{DD}$  from 2.3 to 5 V, V $_{dig}$  from 1.7 to 3 V, T $_{amb}$  from -25 °C to +85 °C, OUTA, OUTB, OUTC, unless otherwise specified

| Symbol             | Parameter            | Conditions                                | Min. | Тур.  | Max. | Unit |
|--------------------|----------------------|---|------|-------|------|------|
| DAC <sub>MIN</sub> | Minimum DAC setting  | DAC_boost from 0H to FH                   | 13h  |       |      | -    |
|                    |                      | DAC_boost = 0h                            |      |       | 5Dh  |      |
|                    |                      | DAC_boost = 1h                            |      |       | 65h  |      |
|                    |                      | DAC_boost = 2h                            |      |       | 6Dh  |      |
|                    |                      | DAC_boost = 3h                            |      |       | 75h  |      |
|                    |                      | DAC_boost = 4h                            |      |       | 7Dh  |      |
|                    |                      | DAC_boost = 5h                            |      |       | 85h  |      |
|                    |                      | DAC_boost = 6h                            |      |       | 8Dh  |      |
| DAG                | Marrian DAO a attina | DAC_boost = 7h                            |      |       | 95h  |      |
| $DAC_{MAX}$        | Maximum DAC setting  | DAC_boost = 8h                            |      |       | 9Dh  | -    |
|                    |                      | DAC_boost = 9h                            |      |       | A5h  |      |
|                    |                      | DAC_boost = Ah                            |      |       | ADh  |      |
|                    |                      | DAC_boost = Bh                            |      |       | B5h  |      |
|                    |                      | DAC_boost = Ch                            |      |       | BDh  |      |
|                    |                      | DAC_boost = Dh                            |      |       | C5h  |      |
|                    |                      | DAC_boost = Eh                            |      |       | CDh  |      |
|                    |                      | DAC_boost = Fh                            |      |       | D5h  |      |
|                    |                      | DAC_boost = 0h, DACx = DAC <sub>MAX</sub> |      | 10.90 |      |      |
|                    |                      | $DAC_{boost} = 1h, DACx = DAC_{MAX}$      |      | 11.84 |      |      |
|                    |                      | $DAC_{boost} = 2h, DACx = DAC_{MAX}$      |      | 12.77 |      |      |
|                    |                      | $DAC_{boost} = 3h, DACx = DAC_{MAX}$      |      | 13.71 |      |      |
|                    |                      | $DAC_{boost} = 4h, DACx = DAC_{MAX}$      |      | 14.65 |      |      |
|                    |                      | $DAC_{boost} = 5h, DACx = DAC_{MAX}$      |      | 15.59 |      |      |
|                    |                      | DAC_boost = 6h, DACx = DAC <sub>MAX</sub> |      | 16.52 |      |      |
| \/DAO              | Typical DAC output   | DAC_boost = 7h, DACx = DAC <sub>MAX</sub> |      | 17.46 |      | .,   |
| $VDAC_{typ}$       | voltage              | DAC_boost = 8h, DACx = DAC <sub>MAX</sub> |      | 18.40 |      | V    |
|                    |                      | DAC_boost = 9h, DACx = DAC <sub>MAX</sub> |      | 19.34 |      |      |
|                    |                      | $DAC_{boost} = Ah, DACx = DAC_{MAX}$      |      | 20.27 |      |      |
|                    |                      | $DAC_{boost} = Bh, DACx = DAC_{MAX}$      |      | 21.21 |      |      |
|                    |                      | $DAC_{boost} = Ch, DACx = DAC_{MAX}$      |      | 22.15 |      |      |
|                    |                      | $DAC_{boost} = Dh, DACx = DAC_{MAX}$      |      | 23.09 |      |      |
|                    |                      | $DAC_{boost} = Eh, DACx = DAC_{MAX}$      |      | 24.02 |      |      |
|                    |                      | $DAC_{boost} = Fh, DACx = DAC_{MAX}$      |      | 24.96 |      |      |

#### Functional block diagram 2

<del>|</del> Boos powe MOS 4-bit DAC POR\_VDIG Вз

Figure 2. **HVDAC** functional block diagram

Signal descriptions Table 7.

| Pin number | Pin name          | Description                                      |
|------------|-------------------|--|
| A1         | DATA              | Serial interface / Serial DATA                   |
| A2         | V <sub>dig</sub>  | Digital supply                                   |
| A3         | VHV               | Boost high voltage output                        |
| A4         | GND_BOOST         | Ground   |
| B1         | CS                | Serial interface / Chip select                   |
| B2         | TEST              | Test pin / connected to GND in final application |
| В3         | GND_DIG           | Ground   |
| B4         | IND_BOOST         | Boost inductance                                 |
| C1         | CLK               | Serial interface / Serial clock                  |
| C2         | GND_REF           | Analog ground                                    |
| C3         | AVDD              | Analog supply                                    |
| C4         | AVDD              | Analog supply                                    |
| D1         | OUTA              | High voltage output A                            |
| D2         | OUTB              | High voltage output B                            |
| D3         | OUTC              | High voltage output C                            |
| D4         | R <sub>bias</sub> | Biasing reference resistance                     |

Theory of operation STHVDAC-303

### 3 Theory of operation

### 3.1 HVDAC output voltages

The HVDAC outputs are directly controlled by programming the 8-bit DAC (DAC A, DAC B and DAC C) through the 3-wire serial interface.

The DAC stages are driven from a reference voltage, generating an analog output voltage driving a high voltage amplifier supplied from the boost converter (see HVDAC block diagram - Figure 2).

The HVDAC output voltages are scaled from 0 to 30 V, with 255 steps of 117 mV (30/255 = 0.11764 V). The nominal HVDAC output can be approximated to 117 mV x (DAC value).

For performance optimization, it is also possible to control the boost output voltage (VHV) from 15 V to 30 V, by programming the DAC\_boost value (4 bits / 1 V step).

For proper operation, ST recommends the operation of the HVDAC outputs 2 V below the actual boost output voltage (VHV), to avoid clamping the HVDAC outputs to the boost output voltage.

Recommended settings for DAC A, DAC B and DAC C according to DAC\_boost settings are described in *Table 6.*, considering the overall HVDAC accuracy. These recommended settings are further described on *Figure 5* 

Minimum HVDAC output voltage is also limited to 2 V, meaning minimum DAC command is equal to 19 (or 13h), independent of the DAC\_boost setting.

DAC settings can be programmed outside this recommended operating range, but in this case the HVDAC performance (accuracy and noise) be outside the specified range.

If DAC value is set to 00 h, then the corresponding output is directly connected to GND through a pull-down resistor (500  $\Omega$ ).




Figure 3. Recommended DAC commands versus DAC\_boost setting

STHVDAC-303 Theory of operation

### 3.2 Operating modes

The following operating modes are accessible through the serial interface:

• Shutdown mode: The HVDAC is switched off, and all the blocks in the control ASIC are switched off. Power consumption is almost zero in this mode, the DAC outputs are in high Z state. The shutdown mode is set by sending a dedicated command through the serial interface.

 Active mode: The HVDAC is switched on and the DAC outputs are fully controlled through the serial interface. The DAC settings can be dynamically modified and the HV outputs will be adjusted according to the specified timing diagrams. Each DAC can be individually controlled and/or switched off according to application requirements. This mode is set and controlled through serial interface commands.

### 3.3 Power-on reset

Power-on reset is implemented on the  $V_{dig}$  supply input, ensuring the HVDAC will be reset to default mode once  $V_{dig}$  supply line rises above a given threshold (typically 1 V). This trigger will force all registers to their default value.

### 3.4 3-wire serial interface

The HVDAC is fully controlled through a 3-wire serial interface (DATA, CS, CLOCK). This interface is further described in the next sections of this document.

### 3.5 Power-up / down sequence

*Table 8* and *Figure 5* describe the HVDAC settling time requirements and recommended timing diagrams.

Switching from shutdown to active mode is triggered by sending a dedicated serial interface command.

Switching from active to shutdown mode will occur after sending the related command through the 3-wire serial interface.

Active mode can be directly activated from shutdown. In any case the HVDAC will be operational only after  $T_{active}$  (max 300  $\mu$ s). A settling time ( $T_{set}$ ) is required following each DAC command in active mode. During this settling time the HVDAC output voltages will vary from the initial to the updated DAC command.

# 3.6 Settling time

The ST HVDAC will set the bias voltage of the tuner within 35  $\mu$ s after the chip select is released. The setting time is defined as the time it takes for the output to reach 95% of its final value. A positive setting time ( $T_{set}$  +) is defined when the output voltage rises and a negative setting time ( $T_{set}$  -) when it decreases to its final value. See *Figure 4* for details.

Theory of operation STHVDAC-303




Figure 4. Bias voltage of the tuner

# 3.7 Power supply sequencing

The ST HVDAC does not require any specific power supply sequencing. It is assumed that the  $AV_{DD}$  input will be directly supplied from the battery and will then be the first on.


If  $V_{dig}$  supply is pulsed, 5  $\mu$ s are required (max) to settle internal voltages before sending the first command through the 3-wire serial interface.

# 3.8 Timing parameters

Table 8. Timing parameters

| Conditi             | Conditions: AV $_{DD}$ from 2.3 to 5 V, V $_{dig}$ from 1.7 to 3 V, T $_{amb}$ from -25 °C to +85 °C, OUTA, OUTB, OUTC, unless otherwise specified |   |      |      |  |  |  |  |  |  |  |
|---------------------|--|---|------|------|--|--|--|--|--|--|--|
| Symbol              | Parameter  | Conditions  | max. | Unit |  |  |  |  |  |  |  |
| T <sub>active</sub> | Activation time  | Internal voltages activation time from shutdown to active mode $C_{hv} = 22 \text{ nF},$ DAC_boost = 07h      | 300  | μs   |  |  |  |  |  |  |  |
| T <sub>set+</sub>   | Output positive setting time @ 95%   | $C_{hv}$ = 22 nF, DAC boost 07h, $V_{out}$ 00h to 88h (worst-case), equivalent load of 15 k $\Omega$ and 1 nF | 35   | μs   |  |  |  |  |  |  |  |
| T <sub>set-</sub>   | Output negative setting time @ 95%   | $C_{hv}$ = 22 nF, DAC boost 07h, $V_{out}$ 88 h to 13 h, equivalent load of 15 k $\Omega$ and 1 nF            | 35   | μs   |  |  |  |  |  |  |  |

Figure 5. Timing diagram example



Register table STHVDAC-303

# 4 Register table

The HVDAC embeds 5 x 16-bit registers. Registers content is described in *Table 9*.

Registers 1 to 3 are used to control the mode of operations and the HVDAC settings. HVDAC control and settings are thus fully ensured by programming these three registers.

Registers 4 and 5 are reserved for test purpose, and should not be addressed.

Table 9. Register table

| Reg # | Name                            | Purpose                            | Access<br>type | Size<br>(bits) |
|-------|---------------------------------|------------------------------------|----------------|----------------|
| 1     | DAC control<br>DATA register #1 | Used to set up OUT C               | W              | 16             |
| 2     | DAC control DATA register #2    | Used to set up OUT A and B         | W              | 16             |
| 3     | DAC control<br>Mode register    | Used to set up the operating modes | W              | 16             |
| 4     |                                 | Reserved                           |                |                |
| 5     |                                 | Reserved                           |                |                |


# 5 Serial interface specification

Table 10. Interface specification

| Cor                  | nditions: AV <sub>DD</sub> from 2.3 | 3 to 5 V, V <sub>dig</sub> from 1.7 to 3 V,<br>unless otherwise specified |                | m -25 °C | to +85 °C | ,    |
|----------------------|-------------------------------------|---|----------------|----------|-----------|------|
| Symbol               | Parameter                           | Conditions  | Min. Typ. Max. |          |           | Unit |
| F <sub>CLK</sub>     | Clock frequency                     |   |                |          | 26        | MHz  |
| T <sub>CLK</sub>     | Clock period                        |   | 38.4           |          |           | ns   |
| T <sub>HIGH</sub>    | Clock high time                     |   | 13             |          |           | ns   |
| T <sub>LOW</sub>     | Clock low time                      |   | 13             |          |           | ns   |
| N <sub>BIT</sub>     | SPI telegram length                 | STHVDAC-303lx6  |                | 30       |           | bits |
| N <sub>BIT</sub>     | SPI telegram length                 | STHVDAC-303x6   | 32             |          |           | bits |
| TCS <sub>setup</sub> | CS setup time                       | 70% of rising edge of CS to 30% of rising edge of first clock cycle       | 5              |          |           | ns   |
| TCS <sub>hold</sub>  | CS hold time                        | 30% of falling edge of last<br>CLK cycle to 70% of falling<br>edge of CS  | 5              |          |           | ns   |
| TD <sub>setup</sub>  | DATA setup time                     | Relative to 30% of CLK rising edge  | 4              |          |           | ns   |
| TD <sub>hold</sub>   | DATA hold time                      | Relative to 70% of CLK rising edge  | 4              |          |           | ns   |
| C <sub>CLK</sub>     | CLK pin input capacitance           | V <sub>OSC</sub> = 30 mV, F = 1 MHz                                       |                |          | 5         | pF   |
| C <sub>DATA</sub>    | DATA pin input capacitance          |   |                |          | 5         | pF   |
| C <sub>CS</sub>      | CS pin input capacitance            |   |                |          | 5         | pF   |

In *Figure 6: 3-wire serial interface description* the data is presented on the falling edge of CLK, and latched on the rising edge of CLK. Command is latched on the falling edge of CS.

Figure 6. 3-wire serial interface description



## 6 Serial interface frame structure

Table 11. 30-bit frame address decoding

| A13   | A12 | A11   | A10 | A9 | A8        | A7 | <b>A</b> 6 | <b>A</b> 5 | <b>A</b> 4 | А3        | <b>A</b> 2 | <b>A</b> 1 | Α0 |
|-------|-----|-------|-----|----|-----------|----|------------|------------|------------|-----------|------------|------------|----|
| 0     | 1   | 0     | 1   | 0  | 0         | 1  | 0          | 0          | Х          | Х         | Х          | Χ          | Х  |
| Fixed |     | Tuner |     |    | Device ID |    |            | Re         | gister ac  | ddress fo | r operat   | ion        |    |

### Table 12. 32-bit frame address decoding

| A15 | A14   | A13 | A12 | A11   | A10 | <b>A9</b> | A8 | <b>A</b> 7 | <b>A</b> 6 | <b>A</b> 5 | <b>A</b> 4 | А3      | A2      | <b>A</b> 1 | <b>A</b> 0 |
|-----|-------|-----|-----|-------|-----|-----------|----|------------|------------|------------|------------|---------|---------|------------|------------|
| 1   | 1     | 0   | 1   | 0     | 1   | 0         | 0  | 1          | 0          | 0          | Χ          | Χ       | Χ       | Χ          | Х          |
|     | Fixed |     |     | Tuner |     |           | D  | evice I    | D          |            | Regi       | ster ad | dress f | or oper    | ation      |

### Table 13. Register decoding

| 14510 101 1109 | and it. Hegistor deceming |    |    |            |    |                                |  |  |  |  |  |  |
|----------------|---------------------------|----|----|------------|----|--------------------------------|--|--|--|--|--|--|
| Command        | A4                        | А3 | A2 | <b>A</b> 1 | Α0 | DATA                           |  |  |  |  |  |  |
| #1             | 0                         | 0  | 0  | 0          | 0  | <15:8> reserved<br><7:0> DAC C |  |  |  |  |  |  |
| #2             | 0                         | 0  | 0  | 0          | 1  | <15:8> DAC B<br><7:0> DAC A    |  |  |  |  |  |  |
| #3             | 1                         | 0  | 0  | 0          | 0  | Mode selection                 |  |  |  |  |  |  |
| #4             | 1                         | 1  | 0  | 0          | 0  | Reserved                       |  |  |  |  |  |  |
| #5             | 1                         | 0  | 0  | 1          | 0  | Reserved                       |  |  |  |  |  |  |

### Table 14. Data decoding for data register [00000]

| D15 | D14 | D13 | D12   | D11 | D10 | D9 | D8 | D7    | D6   | D5   | D4   | D3   | D2   | D1   | D0   |
|-----|-----|-----|-------|-----|-----|----|----|-------|------|------|------|------|------|------|------|
| 0   | 0   | 0   | 0     | 0   | 0   | 0  | 0  | bit7  | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |
|     |     |     | Reser | ved |     |    |    | DAC C |      |      |      |      |      |      |      |

### Table 15. Data decoding for data register [00001]

| D15  | D14         | D13  | D12  | D11  | D10  | D9   | D8   | D7   | D6   | D5   | D4   | D3   | D2   | D1   | D0   |
|------|-------------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| bit7 | bit6        | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |
|      | DAC B DAC A |      |      |      |      |      |      |      |      |      |      |      |      |      |      |

#### Table 16. Data decoding for mode selection register [10000]

|     |     |     |     | <u> </u> |       |      |    |    |    |    | -  |       |       |       |    |
|-----|-----|-----|-----|----------|-------|------|----|----|----|----|----|-------|-------|-------|----|
| D15 | D14 | D13 | D12 | D11      | D10   | D9   | D8 | D7 | D6 | D5 | D4 | D3    | D2    | D1    | D0 |
| 0   | 0   | 0   | 1   | [        | DAC_B | OOST |    | Мс | de | 0  | 0  | DAC A | DAC B | DAC C | 0  |

Table 17. HV-DAC mode selection - Register [10000]

| D11 | D10    | D9  | D8 | D7      | D6   | D3    | D2    | D1    | Co   | mments |  |
|-----|--------|-----|----|---------|------|-------|-------|-------|--|--------|--|
|     | DAC bo | ost |    | Мо      | de   | DAC A | DAC B | DAC C |  |        |  |
| 0   | 0      | 0   | 0  |         |      | х     | х     | х     | VHV = 15V  |        |  |
| 0   | 0      | 0   | 1  |         |      | Х     | х     | х     | VHV = 16V  |        |  |
| 0   | 0      | 1   | 0  |         |      | х     | х     | х     | VHV = 17V  |        |  |
| 0   | 0      | 1   | 1  |         |      | Х     | х     | х     | VHV = 18V  |        |  |
| 0   | 1      | 0   | 0  |         |      | х     | х     | х     | VHV = 19V  |        |  |
| 0   | 1      | 0   | 1  |         |      | х     | х     | х     | VHV = 20V  |        |  |
| 0   | 1      | 1   | 0  |         |      | Х     | х     | х     | VHV = 21V  |        |  |
| 0   | 1      | 1   | 1  | A ativo | mode | х     | х     | х     | VHV = 22V  |        |  |
| 1   | 0      | 0   | 0  | Active  | mode | х     | х     | х     | VHV = 23V  |        |  |
| 1   | 0      | 0   | 1  |         |      | Х     | х     | х     | VHV = 24V  |        |  |
| 1   | 0      | 1   | 0  |         |      | х     | х     | х     | VHV = 25V  |        |  |
| 1   | 0      | 1   | 1  |         |      | Х     | х     | х     | VHV = 26V  |        |  |
| 1   | 1      | 0   | 0  |         |      | Х     | х     | х     | VHV = 27V  |        |  |
| 1   | 1      | 0   | 1  |         |      | х     | х     | х     | VHV = 28V  |        |  |
| 1   | 1      | 1   | 0  |         |      | х     | х     | х     | VHV = 29V  |        |  |
| 1   | 1      | 1   | 1  |         |      | х     | х     | х     | VHV = 30V  |        |  |
| Х   | х      | Х   | Х  | 0       | 0    | х     | х     | х     | Shutdown mo  | ode    |  |
| Х   | х      | х   | х  | 0       | 1    | х     | х     | х     | reserved   |        |  |
| Х   | х      | х   | х  | 1       | 0    | х     | х     | х     | Active mode  |        |  |
| Х   | х      | Х   | Х  | 1       | 1    | х     | х     | х     | reserved   |        |  |
| х   | х      | х   | х  | 1       | 0    | 0     | 0     | 0     | Active mode / DAC outputs in high Z-state Any DAC outputs combination possible, as |        |  |
| х   | х      | х   | х  | 1       | 0    | 1     | 1     | 1     | Active mode / DAC described in Table 6.  |        |  |

Table 18. HVDAC mode selection default settings - Register [10000]

| D11 | D10       | D9 | D8 | D7 | D6  | D3    | D2    | D1    |
|-----|-----------|----|----|----|-----|-------|-------|-------|
|     | DAC boost |    |    |    | ode | DAC A | DAC B | DAC C |
| 0   | 0         | 0  | 0  | 0  | 0   | 0     | 0     | 0     |

# Table 19. Data registers [00000] default settings

| D15      | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----------|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|
| 0        | 0   | 0   | 0   | 0   | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| Reserved |     |     |     |     |     |    |    |    |    |    | DA | СС |    |    |    |

## Table 20. Data registers [00001] default settings

| D15   | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-------|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|
| 0     | 0   | 0   | 0   | 0   | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| DAC B |     |     |     |     |     |    |    |    |    | DA | CA |    |    |    |    |

# 7 Application schematic

Figure 7. Recommended application schematic




Figure 8. Recommended PCB layout




Table 21. Recommended external BOM

| Component          | Description                    | Nominal value | Package<br>(inch) | Package<br>(mm) | Recommended P/N                                     |
|--------------------|--------------------------------|---------------|-------------------|-----------------|---|
| C <sub>boost</sub> | Boost supply capacitor         | 1 μF          | 0402              | 1005            | Murata: GRM155R60J105KE19D                          |
| ı                  | Boost inductance               | 15 µH         | 0603              | 1608            | COILCRAFT: 0603LS-153XGL                            |
| L <sub>boost</sub> | boost inductance               | 15 μπ         |                   | 2014            | ABCO: LPS181210T-150M                               |
| R <sub>filt</sub>  | Decoupling resistor, 5%        | 3.3 Ω         | 0402              | 1005            | Vishay: CRCW04023R30JNED                            |
| C <sub>dig</sub>   | Digital supply decoupling      | 100 nF        | 0402              | 1005            | Murata: GRM155R71C104KA88D                          |
| C <sub>bias</sub>  | Analog supply decoupling       | 1 μF          | 0402              | 1005            | Murata: GRM155R60J105KE19D                          |
| R <sub>bias</sub>  | Reference bias resistor, 1%    | 110 kΩ        | 0201              | 0603            | Multicomp: MCRE000189                               |
| C <sub>hv</sub>    | Boost output capacitance, 50 V |               | 0402              | 1005            | Murata: GRM155R71H223KA12<br>Semco: CL21B223KBCNNNC |
| C <sub>dec</sub>   | Decoupling capacitance, 50 V   | 100 pF        | 0201              | 0603            | TDK: C0603COG1H101J                                 |

# 8 Ordering information schemes

Figure 9. Ordering information scheme for 30-bit serial peripheral interface





Figure 10. Ordering information scheme for 32-bit serial peripheral interface



20/24 Doc ID 18317 Rev 3

STHVDAC-303 Package information

# 9 Package information

- Epoxy meets UL94, V0
- Lead-free package

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK<sup>®</sup> is an ST trademark.

Figure 11. Package dimensions




Figure 12. Footprint

Copper pad diameter:
220 µm recommended
260 µm maximum

Solder mask opening:
300 µm minimum

Solder stencil opening:
220 µm recommended

Solder stencil opening:
220 µm recommended

Figure 13. Marking

Dot, ST logo
xx = marking
z = packaging location
yww = datecode
(y = year
ww = week)

ECOPAK grade

Y W W

Ordering information STHVDAC-303




Figure 14. Tape and reel specification

# 10 Ordering information

Table 22. Ordering information

| Order code     | SPI     | Marking | Package             | Weight | Base qty | Delivery mode |
|----------------|---------|---------|---------------------|--------|----------|---------------|
| STHVDAC-303IF6 | 30 bits | PC      | Flip Chip           | 5 mg   |          |               |
| STHVDAC-303IC6 | 30 bits | PE      | Coated<br>Flip Chip | 5.3 mg | 5000     | Tape and reel |
| STHVDAC-303F6  | 32 bits | PA      | Flip Chip           | 5 mg   | 3000     | Tape and reel |
| STHVDAC-303C6  | 32 bits | PD      | Coated<br>Flip Chip | 5.3 mg |          |               |

Note:

More information is available in the STMicroelectronics Application note: AN1235: "Flip Chip: Package description and recommendations for use"

STHVDAC-303 Revision history

# 11 Revision history

Table 23. Document revision history

| Date        | Revision | Changes                                       |
|-------------|----------|---|
| 14-Mar-2011 | 1        | Initial release.                              |
| 04-Apr-2012 | 2        | Corrected typographical error in Application. |
| 05-Nov-2012 | 3        | Updated document status.                      |

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2012 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

24/24 Doc ID 18317 Rev 3

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

## STMicroelectronics:

STHVDAC-303C6 STHVDAC-303IC6 STHVDAC-303IF6 STHVDAC-303F6