

# 256 Kbit (32 K x 8) SoftStore nvSRAM


#### **Features**

- 25 ns and 45 ns Access Times
- Pin Compatible with Industry Standard SRAMs
- Software initiated STORE and RECALL
- Automatic RECALL to SRAM on Power Up
- Unlimited Read and Write endurance
- Unlimited RECALL Cycles
- 1,000,000 STORE Cycles
- 100 year Data Retention
- Single 5 V+10% Power Supply
- Commercial and Industrial Temperatures
- 28-pin (300 mil and 330 mil) SOIC packages
- RoHS compliance

## **Functional Description**

The Cypress STK11C88 is a 256 Kb fast static RAM with a nonvolatile element in each memory cell. The embedded nonvolatile elements incorporate QuantumTrap technology producing the world's most reliable nonvolatile memory. The SRAM provides unlimited read and write cycles, while independent, nonvolatile data resides in the highly reliable QuantumTrap cell. Data transfers under Software control from SRAM to the nonvolatile elements (the STORE operation). On power up, data is automatically restored to the SRAM (the RECALL operation) from the nonvolatile memory. RECALL operations are also available under software control.

For a complete list of related documentation, click here.





## **Contents**

| Pin Configurations            | 3 |
|-------------------------------|---|
| Device Operation              | 4 |
| SRAM Read                     | 4 |
| SRAM Write                    | 4 |
| Software STORE                | 4 |
| Software RECALL               | 4 |
| Hardware RECALL (Power Up)    | 4 |
| Hardware Protect              | 5 |
| Noise Considerations          | 5 |
| Low Average Active Power      | 5 |
| Best Practices                | 5 |
| Maximum Ratings               | 7 |
| Operating Range               | 7 |
| DC Electrical Characteristics | 7 |
| Data Retention and Endurance  | 7 |
| Capacitance                   |   |
| Thermal Resistance            |   |
| AC Test Conditions            | R |

| AC Switching Characteristics            | 9  |
|---|----|
| SRAM Read Cycle                         | 9  |
| Switching Waveforms                     |    |
| SRAM Write Cycle                        | 10 |
| Switching Waveforms                     |    |
| STORE INHIBIT or Power Up RECALL        | 11 |
| Switching Waveforms                     |    |
| Software Controlled STORE/RECALL Cycle  | 12 |
| Switching Waveforms                     | 12 |
| Part Numbering Nomenclature             | 13 |
| Ordering Information                    |    |
| Package Diagrams                        | 14 |
| Document History Page                   |    |
| Sales, Solutions, and Legal Information |    |
| Worldwide Sales and Design Support      |    |
| Products                                |    |
| PSoC Solutions                          |    |
|   |    |



## **Pin Configurations**

Figure 1. Pin Diagram - 28-Pin SOIC




Table 1. Pin Definitions - 28-Pin SOIC

| Pin Name                         | Alt | I/O Type           | Description   |
|----------------------------------|-----|--------------------|---|
| A <sub>0</sub> -A <sub>14</sub>  |     | Input              | Address Inputs. Used to select one of the 32,768 bytes of the nvSRAM.   |
| DQ <sub>0</sub> -DQ <sub>7</sub> |     | Input or<br>Output | Bidirectional Data I/O lines. Used as input or output lines depending on operation.   |
| WE                               | W   | Input              | Write Enable Input, Active LOW. When the chip is enabled and $\overline{\text{WE}}$ is LOW, data on the I/O pins is written to the specific address location. |
| CE                               | Ē   | Input              | Chip Enable Input, Active LOW. When LOW, selects the chip. When HIGH, deselects the chip.   |
| ŌĒ                               | G   | Input              | Output Enable, Active LOW. The active LOW OE input enables the data output buffers during read cycles. Deasserting OE HIGH causes the I/O pins to tristate.   |
| V <sub>SS</sub>                  |     | Ground             | Ground for the Device. The device is connected to the ground of the system.   |
| V <sub>CC</sub>                  |     | Power Supply       | Power Supply Inputs to the Device.  |



## **Device Operation**

The STK11C88 is a versatile memory chip that provides several modes of operation. The STK11C88 can operate as a standard 32K x 8 SRAM. A 32K x 8 array of nonvolatile storage elements shadow the SRAM. SRAM data can be copied from nonvolatile memory or nonvolatile data can be recalled to the SRAM.

#### **SRAM Read**

The STK11C88 performs a READ cycle whenever  $\overline{CE}$  and  $\overline{OE}$  are LOW, while  $\overline{WE}$  is HIGH. The address specified on pins  $A_{0-14}$  determines the 32,768 data bytes accessed. When the READ is initiated by an address transition, the outputs are valid after a delay of  $t_{AA}$  (READ cycle 1). If the READ is initiated by  $\overline{CE}$  or  $\overline{OE}$ , the outputs are valid at  $t_{ACE}$  or at  $t_{DOE}$ , whichever is later (READ cycle 2). The data outputs repeatedly respond to address changes within the  $t_{AA}$  access time without the need for transitions on any control input pins, and remain valid until another address change or until  $\overline{CE}$  or  $\overline{OE}$  is brought HIGH.

#### **SRAM Write**

A WRITE cycle is performed whenever  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  are LOW. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  goes HIGH at the end of the cycle. The data on the common I/O pins  $\overline{\text{DQ}}_{0-7}$  are written into the memory if it has valid  $t_{SD}$ , before the end of a  $\overline{\text{WE}}$  controlled  $\overline{\text{WRITE}}$  or before the end of an  $\overline{\text{CE}}$  controlled WRITE. Keep  $\overline{\text{OE}}$  HIGH during the entire WRITE cycle to avoid data bus contention on common I/O lines. If  $\overline{\text{OE}}$  is left  $\underline{\text{LO}}$ W, internal circuitry turns off the output buffers  $t_{HZWE}$  after  $\overline{\text{WE}}$  goes LOW.

#### **Software STORE**

Data is transferred from the SRAM to the nonvolatile memory by a software address sequence. The STK11C88 software STORE cycle is initiated by executing sequential CE controlled READ cycles from six specific address locations in exact order. During the STORE cycle, an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. When a STORE cycle is initiated, input and output are disabled until the cycle is completed.

Because a sequence of READs from specific addresses is used for STORE initiation, it is important that no other READ or WRITE accesses intervene in the sequence. If they intervene, the sequence is aborted and no STORE or RECALL takes place.

To initiate the software STORE cycle, the following READ sequence is performed:

- 1. Read address 0x0E38. Valid READ
- 2. Read address 0x31C7, Valid READ
- 3. Read address 0x03E0, Valid READ
- 4. Read address 0x3C1F, Valid READ
- 5. Read address 0x303F, Valid READ
- 6. Read address 0x0FC0, Initiate STORE cycle

The software sequence is clocked with  $\overline{\text{CE}}$  controlled READs. When the sixth address in the sequence is entered, the STORE cycle commences and the chip is disabled. It is important that READ cycles and not WRITE cycles are used in the sequence. It is not necessary that  $\overline{\text{OE}}$  is LOW for a valid sequence. After the  $t_{\text{STORE}}$  cycle time is fulfilled, the SRAM is again activated for READ and WRITE operation.

#### Software RECALL

Data is transferred from the nonvolatile memory to the SRAM by a software address sequence. A software RECALL cycle is initiated with a sequence of READ operations in a manner similar to the software STORE initiation. To initiate the RECALL cycle, the following sequence of CE controlled READ operations is performed:

- 1. Read address 0x0E38, Valid READ
- 2. Read address 0x31C7, Valid READ
- 3. Read address 0x03E0, Valid READ
- 4. Read address 0x3C1F, Valid READ
- 5. Read address 0x303F, Valid READ
- 6. Read address 0x0C63, Initiate RECALL cycle

Internally, RECALL is a two step procedure. First, the SRAM data is cleared, and then the nonvolatile information is transferred into the SRAM cells. After the  $t_{RECALL}$  cycle time, the SRAM is once again ready for READ and WRITE operations. The RECALL operation does not alter the data in the nonvolatile elements. The nonvolatile data can be recalled an unlimited number of times.

## Hardware RECALL (Power Up)

During power up or after any low power condition ( $V_{CC}$ < $V_{RESET}$ ), an internal RECALL request is latched. When  $V_{CC}$  once again exceeds the sense voltage of  $V_{SWITCH}$ , a RECALL cycle is automatically initiated and takes  $t_{HRECALL}$  to complete.

If the STK11C88 is in a WRITE state at the end of power up RECALL, the SRAM data is corrupted. To help avoid this situation, a 10 Kohm resistor is connected either between WE and system  $V_{CC}$  or between CE and system  $V_{CC}$ .



#### **Hardware Protect**

The STK11C88 offers hardware protection against inadvertent STORE operation and SRAM WRITEs during low voltage conditions. When  $V_{CC}$ < $V_{SWITCH}$ , all externally initiated STORE operations and SRAM WRITEs are inhibited.

#### Noise Considerations

The STK11C88 is a high speed memory. It must have a high frequency bypass capacitor of approximately 0.1  $\mu\text{F}$  connected between  $V_{CC}$  and  $V_{SS}$ , using leads and traces that are as short as possible. As with all high speed CMOS ICs, careful routing of power, ground, and signals help prevent noise problems.

### **Low Average Active Power**

CMOS technology provides the STK11C88 the benefit of drawing significantly less current when it is cycled at times longer than 50 ns. Figure 2 and Figure 3 show the relationship between  $I_{CC}$  and READ or WRITE cycle time. Worst case current consumption is shown for both CMOS and TTL input levels (commercial temperature range, VCC = 5.5V, 100 percent duty cycle on chip enable). Only standby current is drawn when the chip is disabled. The overall average current drawn by the STK11C88 depends on the following items:

- 1. The duty cycle of chip enable
- 2. The overall cycle rate for accesses
- 3. The ratio of READs to WRITEs
- 4. CMOS versus TTL input levels
- 5. The operating temperature
- 6. The V<sub>CC</sub> level
- 7. I/O loading

Figure 2. Icc (max) Reads





Figure 3. Icc (max) Writes



#### **Best Practices**

nvSRAM products have been used effectively for over 15 years. While ease-of-use is one of the product's main system values, the experience gained working with hundreds of applications has resulted in the following suggestions as best practices:

- The nonvolatile cells in a nvSRAM are programmed on the test floor during final test and quality assurance. Incoming inspection routines at customer or contract manufacturer's sites, sometimes, reprogram these values. Final NV patterns are typically repeating patterns of AA, 55, 00, FF, A5, or 5A. The end product's firmware should not assume that a NV array is in a set programmed state. Routines that check memory content values to determine first time system configuration and cold or warm boot status, should always program a unique NV pattern (for example, a complex 4-byte pattern of 46 E6 49 53 hex or more random bytes) as part of the final system manufacturing test to ensure these system routines work consistently.
- Power up boot firmware routines should rewrite the nvSRAM into the desired state. While the nvSRAM is shipped in a preset state, best practice is to again rewrite the nvSRAM into the desired state as a safeguard against events that might flip the bit inadvertently (program bugs or incoming inspection routines).



Table 2. Software STORE/RECALL Mode Selection

| CE | WE | A <sub>13</sub> – A <sub>0</sub> | Mode               | I/O         | Notes  |
|----|----|----------------------------------|--------------------|-------------|--------|
| L  | Н  | 0x0E38                           | Read SRAM          | Output Data | [1, 2] |
|    |    | 0x31C7                           | Read SRAM          | Output Data |        |
|    |    | 0x03E0                           | Read SRAM          | Output Data |        |
|    |    | 0x3C1F                           | Read SRAM          | Output Data |        |
|    |    | 0x303F                           | Read SRAM          | Output Data |        |
|    |    | 0x0FC0                           | Nonvolatile STORE  | Output Data |        |
| L  | Н  | 0x0E38                           | Read SRAM          | Output Data | [1, 2] |
|    |    | 0x31C7                           | Read SRAM          | Output Data |        |
|    |    | 0x03E0                           | Read SRAM          | Output Data |        |
|    |    | 0x3C1F                           | Read SRAM          | Output Data |        |
|    |    | 0x303F                           | Read SRAM          | Output Data |        |
|    |    | 0x0C63                           | Nonvolatile RECALL | Output Data |        |

#### Notes

The six consecutive addresses must be in the order listed. WE must be high during all six consecutive CE controlled cycles to enable a nonvolatile cycle.
 While there are 15 addresses on the STK11C88, only the lower 14 are used to control software modes.



## **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

Storage Temperature ....... -65 °C to +150 °C Temperature under bias ....... -55 °C to +125 °C Supply Voltage on V<sub>CC</sub> Relative to V<sub>SS</sub> ....... -0.5 V to 7.0 V Voltage on Input Relative to V<sub>SS</sub> ....... -0.6 V to V<sub>CC</sub> + 0.5 V

| Voltage on DQ <sub>0-7</sub>         | -0.5 V to V <sub>CC</sub> + 0.5 V |
|--------------------------------------|-----------------------------------|
| Power Dissipation                    | 1.0 W                             |
| DC Output Current (1 output at a tim | ne, 1s duration) 15 mA            |

## **Operating Range**

| Range      | <b>Ambient Temperature</b> | V <sub>CC</sub> |
|------------|----------------------------|-----------------|
| Commercial | 0 °C to +70 °C             | 4.5 V to 5.5 V  |
| Industrial | -40 °C to +85 °C           | 4.5 V to 5.5 V  |

#### **DC Electrical Characteristics**

Over the operating range ( $V_{CC} = 4.5 \text{ V}$  to 5.5 V)

| Parameter                       | Description   | Test Conditions   |                            | Min                   | Max                   | Unit     |
|---------------------------------|---|---|----------------------------|-----------------------|-----------------------|----------|
| I <sub>CC1</sub>                | Average V <sub>CC</sub> Current   | $t_{RC}$ = 45 ns  | Commercial                 |                       | 97<br>70              | mA<br>mA |
|                                 |   | Dependent on output loading and cycle rate. Values obtained without output loads. I <sub>OUT</sub> = 0 mA.  | Industrial                 |                       | 100<br>70             | mA<br>mA |
| I <sub>CC2</sub>                | Average V <sub>CC</sub> Current during STORE                                    | All Inputs Do Not Care, V <sub>CC</sub> = Max<br>Average current for duration t <sub>STORE</sub>  |                            |                       | 3                     | mA       |
| I <sub>CC3</sub>                | Average V <sub>CC</sub> Current at t <sub>RC</sub> = 200 ns, 5 V, 25 °C Typical | $\overline{\text{WE}} \ge (\text{V}_{\text{CC}} - 0.2 \text{ V})$ . All other inputs cycling. Dependent on output loading and cycle rate. V without output loads. | alues obtained             |                       | 10                    | mA       |
| I <sub>SB1</sub> <sup>[3]</sup> | Average V <sub>CC</sub> Current (Standby, Cycling                               | $t_{RC}$ =25 ns, $\overline{CE} \ge V_{IH}$<br>$t_{RC}$ =45 ns, $\overline{CE} \ge V_{IH}$  | Commercial                 |                       | 30<br>22              | mA       |
|                                 | TTL Input Levels)   |   | Industrial                 |                       | 31<br>23              | mA       |
| I <sub>SB2</sub> <sup>[3]</sup> | V <sub>CC</sub> Standby Current<br>(Standby, Stable<br>CMOS Input Levels)       | $\overline{\text{CE}} \ge (V_{\text{CC}} - 0.2 \text{ V})$ . All others $V_{\text{IN}} \le 0.2 \text{ V}$ or $\ge$  | (V <sub>CC</sub> – 0.2 V). |                       | 750                   | μА       |
| I <sub>IX</sub>                 | Input Leakage<br>Current  | $V_{CC} = Max, V_{SS} \le V_{IN} \le V_{CC}$  |                            | -1                    | +1                    | μА       |
| I <sub>OZ</sub>                 | Off State Output<br>Leakage Current   | $V_{CC}$ = Max, $V_{SS} \le V_{IN} \le V_{CC}$ , $\overline{CE}$ or $\overline{OE} \ge V_{IH}$  | or WE ≤ V <sub>IL</sub>    | -5                    | +5                    | μА       |
| V <sub>IH</sub>                 | Input HIGH Voltage  |   |                            | 2.2                   | V <sub>CC</sub> + 0.5 | V        |
| V <sub>IL</sub>                 | Input LOW Voltage   |   |                            | V <sub>SS</sub> – 0.5 | 0.8                   | V        |
| V <sub>OH</sub>                 | Output HIGH Voltage   | I <sub>OUT</sub> = –4 mA  |                            | 2.4                   |                       | V        |
| V <sub>OL</sub>                 | Output LOW Voltage  | I <sub>OUT</sub> = 8 mA   |                            |                       | 0.4                   | V        |

## **Data Retention and Endurance**

| Parameter         | Description                  | Min   | Unit  |
|-------------------|------------------------------|-------|-------|
| DATA <sub>R</sub> | Data Retention               | 100   | Years |
| $NV_C$            | Nonvolatile STORE Operations | 1,000 | K     |

#### Note

<sup>3.</sup>  $\overline{CE} \ge V_{IH}$  will not produce standby current levels until any nonvolatile cycle in progress has timed out.



**Capacitance**In the following table, the capacitance parameters are listed.<sup>[4]</sup>


| Parameter        | Description        | Test Conditions                                | Max | Unit |
|------------------|--------------------|--|-----|------|
| C <sub>IN</sub>  | Input Capacitance  | $T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz},$ | 5   | pF   |
| C <sub>OUT</sub> | Output Capacitance | $V_{CC} = 0 \text{ to } 3.0 \text{ V}$         | 7   | pF   |

#### **Thermal Resistance**

In the following table, the thermal resistance parameters are listed. [4]

| Parameter     | Description                              | Test Conditions  | 28-SOIC<br>(300 mil) | 28-SOIC<br>(330 mil) | Unit |
|---------------|--|--|----------------------|----------------------|------|
| $\Theta_{JA}$ | Thermal Resistance (Junction to Ambient) | Test conditions follow standard test methods and procedures for measuring thermal impedance, | TBD                  | TBD                  | °C/W |
| $\Theta_{JC}$ | Thermal Resistance (Junction to Case)    | per EIA / JESD51.  | TBD                  | TBD                  | °C/W |

Figure 4. AC Test Loads



## **AC Test Conditions**

| Input Pulse Levels                       | 0 V to 3 V       |
|--|------------------|
| Input Rise and Fall Times (10% - 90%)    | <u>&lt;</u> 5 ns |
| Input and Output Timing Reference Levels | 1.5 V            |

<sup>4.</sup> These parameters are guaranteed by design and are not tested.



## **AC Switching Characteristics**

#### **SRAM Read Cycle**

| Parameter                       |                                       |                                   | 25  | 25 ns |     | 45 ns |      |
|---------------------------------|---------------------------------------|-----------------------------------|-----|-------|-----|-------|------|
| Cypress<br>Parameter            | Alt                                   | Description                       | Min | Max   | Min | Max   | Unit |
| t <sub>ACE</sub>                | t <sub>ELQV</sub>                     | Chip Enable Access Time           |     | 25    |     | 45    | ns   |
| t <sub>RC</sub> [5]             | t <sub>AVAV</sub> , t <sub>ELEH</sub> | Read Cycle Time                   | 25  |       | 45  |       | ns   |
| t <sub>AA</sub> <sup>[6]</sup>  | t <sub>AVQV</sub>                     | Address Access Time               |     | 25    |     | 45    | ns   |
| $t_{DOE}$                       | t <sub>GLQV</sub>                     | Output Enable to Data Valid       |     | 10    |     | 20    | ns   |
| t <sub>OHA</sub> <sup>[6]</sup> | t <sub>AXQX</sub>                     | Output Hold After Address Change  | 5   |       | 5   |       | ns   |
| t <sub>LZCE</sub> [7]           | t <sub>ELQX</sub>                     | Chip Enable to Output Active      | 5   |       | 5   |       | ns   |
| t <sub>HZCE</sub> [7]           | t <sub>EHQZ</sub>                     | Chip Disable to Output Inactive   |     | 10    |     | 15    | ns   |
| t <sub>LZOE</sub> [7]           | t <sub>GLQX</sub>                     | Output Enable to Output Active    | 0   |       | 0   |       | ns   |
| t <sub>HZOE</sub> [7]           | t <sub>GHQZ</sub>                     | Output Disable to Output Inactive |     | 10    |     | 15    | ns   |
| t <sub>PU</sub> [4]             | t <sub>ELICCH</sub>                   | Chip Enable to Power Active       | 0   |       | 0   |       | ns   |
| t <sub>PD</sub> <sup>[4]</sup>  | t <sub>EHICCL</sub>                   | Chip Disable to Power Standby     |     | 25    |     | 45    | ns   |

## **Switching Waveforms**

Figure 5. SRAM Read Cycle 1: Address Controlled  $^{[5,\ 6]}$ 





Figure 6. SRAM Read Cycle 2:  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  Controlled <sup>[5]</sup>



- Notes

   5. WE must be HIGH <u>during SRAM</u> Read <u>Cycles</u> and LOW during SRAM WRITE cycles.

   6. I/O state assumes CE and OE ≤ V<sub>IL</sub> and WE ≥ V<sub>IH</sub>; device is continuously selected.

   7. Measured ±200 mV from steady state output voltage.



#### **SRAM Write Cycle**

| P                       | arameter                              |                                  | 25  | 25 ns |     | 45 ns |      |
|-------------------------|---------------------------------------|----------------------------------|-----|-------|-----|-------|------|
| Cypress<br>Parameter    | Alt                                   | Description                      | Min | Max   | Min | Max   | Unit |
| t <sub>WC</sub>         | t <sub>AVAV</sub>                     | Write Cycle Time                 | 25  |       | 45  |       | ns   |
| t <sub>PWE</sub>        | t <sub>WLWH</sub> , t <sub>WLEH</sub> | Write Pulse Width                | 20  |       | 30  |       | ns   |
| t <sub>SCE</sub>        | t <sub>ELWH</sub> , t <sub>ELEH</sub> | Chip Enable To End of Write      | 20  |       | 30  |       | ns   |
| t <sub>SD</sub>         | t <sub>DVWH</sub> , t <sub>DVEH</sub> | Data Setup to End of Write       | 10  |       | 15  |       | ns   |
| t <sub>HD</sub>         | t <sub>WHDX</sub> , t <sub>EHDX</sub> | Data Hold After End of Write     | 0   |       | 0   |       | ns   |
| t <sub>AW</sub>         | t <sub>AVWH</sub> , t <sub>AVEH</sub> | Address Setup to End of Write    | 20  |       | 30  |       | ns   |
| t <sub>SA</sub>         | t <sub>AVWL</sub> , t <sub>AVEL</sub> | Address Setup to Start of Write  | 0   |       | 0   |       | ns   |
| t <sub>HA</sub>         | t <sub>WHAX</sub> , t <sub>EHAX</sub> | Address Hold After End of Write  | 0   |       | 0   |       | ns   |
| t <sub>HZWE</sub> [7,8] | $t_{WLQZ}$                            | Write Enable to Output Disable   |     | 10    |     | 15    | ns   |
| t <sub>LZWE</sub> [7]   | $t_{WHQX}$                            | Output Active After End of Write | 5   |       | 5   |       | ns   |

## **Switching Waveforms**

Figure 7. SRAM Write Cycle 1: WE Controlled [9]





Figure 8. SRAM Write Cycle 2: CE Controlled [9]



- 9.  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  must be greater than V<sub>IH</sub> during address transitions.




**STORE INHIBIT or Power Up RECALL** 

| Parameter                 | Alt                  | Description                       | STK1 | Unit |       |  |
|---------------------------|----------------------|-----------------------------------|------|------|-------|--|
| raiailletei               | Ait                  | Description                       | Min  | Max  | Offic |  |
| t <sub>HRECALL</sub> [10] | t <sub>RESTORE</sub> | Power up RECALL Duration          |      | 550  | μS    |  |
| t <sub>STORE</sub> [6]    | t <sub>HLHZ</sub>    | STORE Cycle Duration              |      | 10   | ms    |  |
| V <sub>RESET</sub>        |                      | Low Voltage Reset Level           |      | 3.6  | V     |  |
| V <sub>SWITCH</sub>       |                      | Low Voltage Trigger Level 4.0 4.5 |      | V    |       |  |

## **Switching Waveforms**

Figure 9. STORE INHIBIT/Power Up RECALL



#### Note

<sup>10.</sup>  $t_{\mbox{HRECALL}}$  starts from the time  $V_{\mbox{CC}}$  rises above  $V_{\mbox{SWITCH}}$ .




## **Software Controlled STORE/RECALL Cycle**

The software controlled STORE/RECALL cycle follows. [11, 12]

| Parameter                         | Alt               | Description                        | 25 ns |     | 45 ns |     | Unit  |
|-----------------------------------|-------------------|------------------------------------|-------|-----|-------|-----|-------|
| Parameter                         | Alt               | Description                        | Min   | Max | Min   | Max | Ullit |
| t <sub>RC</sub>                   | t <sub>AVAV</sub> | STORE/RECALL Initiation Cycle Time | 25    |     | 45    |     | ns    |
| t <sub>SA</sub> <sup>[11]</sup>   | t <sub>AVEL</sub> | Address Setup Time                 | 0     |     | 0     |     | ns    |
| t <sub>CW</sub> <sup>[11]</sup>   | t <sub>ELEH</sub> | Clock Pulse Width                  | 20    |     | 30    |     | ns    |
| t <sub>HACE</sub> <sup>[11]</sup> | t <sub>ELAX</sub> | Address Hold Time                  | 20    |     | 20    |     | ns    |
| t <sub>RECALL</sub> [11]          |                   | RECALL Duration                    |       | 20  |       | 20  | μS    |

## **Switching Waveforms**

Figure 10. CE Controlled Software STORE/RECALL Cycle [12]



#### Notes


<sup>11.</sup> The software sequence is clocked on the falling edge of  $\overline{\text{CE}}$  without involving  $\overline{\text{OE}}$  (double clocking abort the sequence).

12. The six consecutive addresses must be read in the order listed in the Mode Selection table.  $\overline{\text{WE}}$  must be HIGH during all six consecutive cycles.



## **Part Numbering Nomenclature**

### STK11C88 - N F 25 I TR



## **Ordering Information**

These parts are not recommended for new designs. They are in production to support ongoing production programs only.

| Speed<br>(ns) | Ordering Code    | Package Diagram | Package Type          | Operating<br>Range |
|---------------|------------------|-----------------|-----------------------|--------------------|
| 25            | STK11C88-NF25ITR | 51-85026        | 28-Pin SOIC (300 mil) | Industrial         |
|               | STK11C88-NF25I   | 51-85026        | 28-Pin SOIC (300 mil) |                    |
|               | STK11C88-SF25ITR | 51-85058        | 28-Pin SOIC (330 mil) |                    |
|               | STK11C88-SF25I   | 51-85058        | 28-Pin SOIC (330 mil) |                    |


All parts are Pb-free. The above table contains Final information. Contact your local Cypress sales representative for availability of these parts




## **Package Diagrams**

Figure 11. 28-Pin (300 mil) SOIC (51-85026)

28 Lead (300 Mil) SOIC - S21






NOTE :

- 1. JEDEC STD REF MO-119
- 2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH,BUT DOES INCLUDE MOLD MISMATCH AND ARE MEASURED AT THE MOLD PARTING LINE. MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.010 in (0.254 mm) PER SIDE
- 3. DIMENSIONS IN INCHES MIN. MAX.

| PART #              |                |  |  |  |
|---------------------|----------------|--|--|--|
| S28.3 STANDARD PKG. |                |  |  |  |
| SZ28.3              | LEAD FREE PKG. |  |  |  |
| SX28.3              | LEAD FREE PKG  |  |  |  |




51-85026 \*H




## Package Diagrams (continued)

Figure 12. 28-Pin (330 mil) SOIC (51-85058)

## CURRENT SOIC 28.330 WITH WIDE BODY





51-85058 \*D



## **Document History Page**

| Rev. | ECN No. | Orig. of<br>Change | Submission<br>Date | Description of Change   |
|------|---------|--------------------|--------------------|---|
| **   | 2625096 | GVCH/PYRS          | 12/19/2008         | New data sheet  |
| *A   | 2826441 | GVCH               | 12/11/2009         | Added following text in the Ordering Information section: "These parts are not recommended for new designs. In production to support ongo ing production programs only."  Added watermark in PDF stating "Not recommended for new designs. In production to support ongoing production programs only."  Added Contents on page 2. |
| *B   | 2902973 | GVCH               | 04/01/2010         | Removed inactive parts from Ordering Information table. Updated package diagrams.   |
| *C   | 3052511 | GVCH               | 10/08/2010         | Removed the following inactive parts from the Ordering information table: STK11C88-NF25, STK11C88-NF25TR, STK11C88-NF45, STK11C88-NF45I, STK11C88-NF45ITR, STK11C88-NF45TR, STK11C88-SF45, STK11C88-SF45ITR, STK11C88-SF45TR  |
| *D   | 3526540 | GVCH               | 02/16/2012         | Updated template Updated Package Diagrams   |
| *E   | 4563189 | GVCH               | 11/06/2014         | Added related documentation hyperlink in page 1 Updated package diagram spec 51-85026 *F to 51-85026 *H   |
| *F   | 4693449 | GVCH               | 03/20/2015         | Updated package diagram spec 51-85058 *C to 51-85058 *D   |



## Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive cypress.com/go/automotive
Clocks & Buffers cypress.com/go/clocks
Interface cypress.com/go/interface
Lighting & Power Control cypress.com/go/powerpsoc
cypress.com/go/plc

cypress.com/go/plc

Memory cypress.com/go/memory

Optical & Image Sensing cypress.com/go/image

PSoC cypress.com/go/psoc

Touch Sensing cypress.com/go/touch

USB Controllers cypress.com/go/USB

Wireless/RF cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2010-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

## Cypress Semiconductor:

 STK11C88-NF25I
 STK11C88-NF25I
 STK11C88-SF25I
 STK11C88-SF25ITR
 STK11C88-SF45
 STK11C88-SF25

 STK11C88-SF45TR
 STK11C88-NF45I
 STK11C88-NF45
 STK11C88-SF45ITR
 STK11C88-NF25
 STK11C88-NF45I

 STK11C88-NF25TR
 STK11C88-NF45ITR
 STK11C88-NF45TR
 STK11C88-NF45TR