

Enabling the best lm/W in Mid Power Range

Mid-Power LED - 5630 Series

STW8Q14D (Cool, Neutral, Warm)



Product Brief

Description

- This White Colored surface-mount LED comes in standard package dimension. Package Size: 5.6x3.0x0.65mm
- It has a substrate made up of a molded plastic reflector sitting on top of a lead frame.
- The die is attached within the reflector cavity and the cavity is encapsulated by silicone.
- The package design coupled with careful selection of component materials allow these products to perform with high reliability.

Features and Benefits

- The Best Efficacy in Mid Power LEDs
- Market Standard 5630 Package Size
- High Color Quality, CRI Min. 80
- Wide CCT range 2600~7000K
- ANSI & MacAdam 3 Step compliant
- RoHS compliant

Key Applications

- Interior lighting
- General lighting
- Indoor and outdoor displays
- Architectural / Decorative lighting

Table 1. Product Selection Table

Part Number	CCT			
	Color	Min.	Typ.	Max.
STW8Q14D	Cool White	4700K	5600K	7000K
STW8Q14D	Neutral White	3700K	4200K	4700K
STW8Q14D	Warm White	2600K	3000K	3700K

Table of Contents

Index

- Product Brief
 - Table of Contents
 - Performance Characteristics
 - Color Bin Structure
 - Packaging Information
 - Product Nomenclature (Labeling Information)
 - Recommended Solder Pad
 - Reflow Soldering Characteristics
 - Handling of Silicone Resin for LEDs
 - Precaution For Use
 - Company Information
-

Performance Characteristics

Table 2. Electro Optical Characteristics, $I_F=65\text{mA}$, $T_J=25^\circ\text{C}$, RH30%

Part Number	CCT (K) ^[1]	RANK	Luminous Intensity ^[2]		Luminous Intensity ^[2]		CRI
			I_V (cd)		I_V (cd)		R_a
	Typ.		$I_F=65\text{mA}$		$I_F=100\text{mA}$		$I_F=65\text{mA}$
			Min	Max	Min	Max	Min.
STW8Q14D	6500	S0	9	9.5	13.2	14.0	80
		S5	9.5	10	14.0	14.7	80
		T0	10	10.5	14.7	15.5	80
		T5	10.5	11	15.5	16.2	80
	5600	S0	9	9.5	13.2	14.0	80
		S5	9.5	10	14.0	14.7	80
		T0	10	10.5	14.7	15.5	80
		T5	10.5	11	15.5	16.2	80
	5000	S0	9	9.5	13.2	14.0	80
		S5	9.5	10	14.0	14.7	80
		T0	10	10.5	14.7	15.5	80
		T5	10.5	11	15.5	16.2	80
	4500	U0	11	11.7	16.2	17.2	80
		S0	9	9.5	13.2	14.0	80
		S5	9.5	10	14.0	14.7	80
		T0	10	10.5	14.7	15.5	80
	4000	T5	10.5	11	15.5	16.2	80
		U0	11	11.7	16.2	17.2	80
		S0	9	9.5	13.2	14.0	80
		S5	9.5	10	14.0	14.7	80
	3500	T0	10	10.5	14.7	15.5	80
		T5	10.5	11	15.5	16.2	80
		R5	8.5	9	12.5	13.2	80
		S0	9	9.5	13.2	14.0	80
	3000	S5	9.5	10	14.0	14.7	80
		T0	10	10.5	14.7	15.5	80
		T5	10.5	11	15.5	16.2	80
		R5	8.5	9	12.5	13.2	80
	2700	S0	9	9.5	13.2	14.0	80
		S5	9.5	10	14.0	14.7	80
		T0	10	10.5	14.7	15.5	80
		R0	8	8.5	11.8	12.5	80
	2700	R5	8.5	9	12.5	13.2	80
		S0	9	9.5	13.2	14.0	80
		S5	9.5	10	14.0	14.7	80
		T0	10	10.5	14.7	15.5	80

Notes :

(1) Correlated Color Temperature is derived from the CIE 1931 Chromaticity diagram.

(2) Seoul Semiconductor maintains a tolerance of $\pm 7\%$ on Intensity and power measurements.

The luminous intensity I_V was measured at the peak of the spatial pattern which may not be aligned with the mechanical axis of the LED package.

Performance Characteristics

Table 3. Absolute Maximum Ratings, $T_j=25^{\circ}\text{C}$, RH30%

Parameter	Symbol	Value			Unit
		Min.	Typ.	Max.	
Forward Current	I_F	-	65	200	mA
Forward Voltage ^[1]	V_F (65mA)	-	2.8	3.2	V
Reverse Voltage	V_r	-	0.9	1.2	V
Luminous Intensity (5,000 K) ^[1]	I_v (65mA)	-	10.4	-	cd
Color Rendering Index ^[1]	Ra	80	83	90	-
Viewing Angle ^[2]	$2\Theta_{1/2}$	120			-
Power Dissipation	P_d	-	-	640	mW
Junction Temperature	T_j	-	-	125	$^{\circ}\text{C}$
Operating Temperature	T_{opr}	- 40	-	+ 85	$^{\circ}\text{C}$
Storage Temperature	T_{stg}	- 40	-	+ 100	$^{\circ}\text{C}$
Thermal resistance (J to S) ^[3]	$R\theta_{J-S}$	-	15	-	$^{\circ}\text{C/W}$
ESD Sensitivity(HBM) ^[4]	-	5000	-	-	V

Notes :

(1) Tolerance : $V_F : \pm 0.1\text{V}$, $I_V : \pm 7\%$, $R_a : \pm 2$, $x, y : \pm 0.007$

(2) $\Theta_{1/2}$ is the off-axis where the luminous intensity is 1/2 of the peak intensity

(3) Thermal resistance : $R\theta_{JS}$ (Junction / solder)

(4) A zener diode is included for ESD Protection.

- LED's properties might be different from suggested values like above and below tables if operation condition will be exceeded our parameter range. Care is to be taken that power dissipation does not exceed the absolute maximum rating of the product.
- All measurements were made under the standardized environment of Seoul Semiconductor.

Relative Spectral Distribution

Fig 1. Color Spectrum, $I_F=65\text{mA}$, $T_j=25^\circ\text{C}$, RH30%





Fig 2. Viewing Angle Distribution, $I_F=65\text{mA}$



Forward Current Characteristics

Fig 3. Forward Voltage vs. Forward Current , $T_j=25^{\circ}\text{C}$







Fig 4. Forward Current vs. Relative Luminous Flux, $T_j=25^{\circ}\text{C}$



Forward Current Characteristics

Fig 5. Forward Current vs. CIE X, Y Shift , $T_j=25^{\circ}\text{C}$



Junction Temperature Characteristics

Fig 6. Relative Light Output vs. Junction Temperature, $I_F=65\text{mA}$







Fig 7. Junction Temperature vs. Relative Forward Voltage, $I_F=65\text{mA}$




Junction Temperature Characteristics

Fig 8. Chromaticity Coordinate vs. Junction Temperature, $I_F=65\text{mA}$


Ambient Temperature Characteristics

Fig 9. Maximum Forward Current vs. Ambient Temperature



Color Bin Structure

Table 4. Bin Code description

Part Number	Luminous Intensity (cd) @ I _F =65mA			Color Chromaticity Coordinate @ I _F = 65mA	Typical Forward Voltage (V _f) @ I _F =65mA		
	Bin Code	Min.	Max.		Bin Code	Min.	Max.
STW8Q14D	R0	8.0	8.5	Refer to page.12	Y1	2.7	2.8
	R5	8.5	9.0		Y2	2.8	2.9
	S0	9.0	9.5		Y3	2.9	3.0
	S5	9.5	10		Z1	3.0	3.1
	T0	10	10.5		Z2	3.1	3.2
	T5	10.5	11				
	U0	11	11.7				

Table 5. Intensity rank distribution

CCT	CIE	IV Rank						
6000 ~ 7000K	A	R0	R5	S0	S5	T0	T5	U0
5300 ~ 6000K	B	R0	R5	S0	S5	T0	T5	U0
4700 ~ 5300K	C	R0	R5	S0	S5	T0	T5	U0
4200 ~ 4700K	D	R0	R5	S0	S5	T0	T5	U0
3700 ~ 4200K	E	R0	R5	S0	S5	T0	T5	U0
3200 ~ 3700K	F	R0	R5	S0	S5	T0	T5	U0
2900 ~ 3200K	G	R0	R5	S0	S5	T0	T5	U0
2600 ~ 2900K	H	R0	R5	S0	S5	T0	T5	U0




Available ranks
Not yet available ranks

***Notes :**

(1) All measurements were made under the standardized environment of Seoul Semiconductor
In order to ensure availability, single color rank will not be orderable.

Color Bin Structure

CIE Chromaticity Diagram, $I_F=65\text{mA}$, $T_J=25^\circ\text{C}$,




***Notes :**

- Energy Star binning applied to all 2600~7000K.
- Measurement Uncertainty of the Color Coordinates : ± 0.007

Color Bin Structure


CIE Chromaticity Diagram (Cool White), $I_F=65\text{mA}$, $T_j=25^\circ\text{C}$,



A11		A21		A31		A41	
CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y
0.3028	0.3304	0.3072	0.3349	0.3115	0.3393	0.3160	0.3437
0.3038	0.3256	0.3080	0.3299	0.3123	0.3342	0.3166	0.3384
0.3080	0.3299	0.3123	0.3342	0.3166	0.3384	0.3209	0.3426
0.3072	0.3349	0.3115	0.3393	0.3160	0.3437	0.3205	0.3481
A12		A22		A32		A42	
CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y
0.3038	0.3256	0.3080	0.3299	0.3123	0.3342	0.3166	0.3384
0.3048	0.3209	0.3089	0.3249	0.3131	0.3290	0.3172	0.3331
0.3089	0.3249	0.3131	0.3290	0.3172	0.3331	0.3213	0.3371
0.3080	0.3299	0.3123	0.3342	0.3166	0.3384	0.3209	0.3426
A13		A23		A33		A43	
CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y
0.3048	0.3209	0.3089	0.3249	0.3131	0.3290	0.3172	0.3331
0.3058	0.3161	0.3098	0.3200	0.3138	0.3239	0.3178	0.3277
0.3098	0.3200	0.3138	0.3239	0.3178	0.3277	0.3217	0.3316
0.3089	0.3249	0.3131	0.3290	0.3172	0.3331	0.3213	0.3371
A14		A24		A34		A44	
CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y
0.3058	0.3161	0.3098	0.3200	0.3138	0.3239	0.3178	0.3277
0.3068	0.3113	0.3107	0.3150	0.3146	0.3187	0.3184	0.3224
0.3107	0.3150	0.3146	0.3187	0.3184	0.3224	0.3221	0.3261
0.3098	0.3200	0.3138	0.3239	0.3178	0.3277	0.3217	0.3316

Color Bin Structure


CIE Chromaticity Diagram (Cool White), $I_F=65\text{mA}$, $T_j=25^\circ\text{C}$,



B11		B21		B31		B41	
CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y
0.3207	0.3462	0.3250	0.3501	0.3292	0.3539	0.3334	0.3578
0.3211	0.3407	0.3252	0.3444	0.3293	0.3481	0.3333	0.3518
0.3252	0.3444	0.3293	0.3481	0.3333	0.3518	0.3374	0.3554
0.3250	0.3501	0.3292	0.3539	0.3334	0.3578	0.3376	0.3616
B12		B22		B32		B42	
CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y
0.3211	0.3407	0.3252	0.3444	0.3293	0.3481	0.3333	0.3518
0.3215	0.3353	0.3254	0.3388	0.3293	0.3423	0.3332	0.3458
0.3254	0.3388	0.3293	0.3423	0.3332	0.3458	0.3371	0.3493
0.3252	0.3444	0.3293	0.3481	0.3333	0.3518	0.3374	0.3554
B13		B23		B33		B43	
CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y
0.3215	0.3353	0.3254	0.3388	0.3293	0.3423	0.3332	0.3458
0.3218	0.3298	0.3256	0.3331	0.3294	0.3364	0.3331	0.3398
0.3256	0.3331	0.3294	0.3364	0.3331	0.3398	0.3369	0.3431
0.3254	0.3388	0.3293	0.3423	0.3332	0.3458	0.3371	0.3493
B14		B24		B34		B44	
CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y
0.3218	0.3298	0.3256	0.3331	0.3294	0.3364	0.3331	0.3398
0.3222	0.3243	0.3258	0.3275	0.3294	0.3306	0.3330	0.3338
0.3258	0.3275	0.3294	0.3306	0.3330	0.3338	0.3366	0.3369
0.3256	0.3331	0.3294	0.3364	0.3331	0.3398	0.3369	0.3431

Color Bin Structure


CIE Chromaticity Diagram (Cool White), $I_F=65\text{mA}$, $T_j=25^\circ\text{C}$,



C11		C21		C31		C41	
CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y
0.3376	0.3616	0.3420	0.3652	0.3463	0.3687	0.3507	0.3724
0.3374	0.3554	0.3415	0.3588	0.3457	0.3622	0.3500	0.3657
0.3415	0.3588	0.3457	0.3622	0.3500	0.3657	0.3542	0.3692
0.3420	0.3652	0.3463	0.3687	0.3507	0.3724	0.3551	0.3760
C12		C22		C32		C42	
CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y
0.3374	0.3554	0.3415	0.3588	0.3457	0.3622	0.3500	0.3657
0.3371	0.3493	0.3411	0.3525	0.3452	0.3558	0.3492	0.3591
0.3411	0.3525	0.3452	0.3558	0.3492	0.3591	0.3533	0.3624
0.3415	0.3588	0.3457	0.3622	0.3500	0.3657	0.3542	0.3692
C13		C23		C33		C43	
CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y
0.3371	0.3493	0.3411	0.3525	0.3452	0.3558	0.3492	0.3591
0.3369	0.3431	0.3407	0.3462	0.3446	0.3493	0.3485	0.3524
0.3407	0.3462	0.3446	0.3493	0.3485	0.3524	0.3523	0.3555
0.3411	0.3525	0.3452	0.3558	0.3492	0.3591	0.3533	0.3624
C14		C24		C34		C44	
CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y
0.3369	0.3431	0.3407	0.3462	0.3446	0.3493	0.3485	0.3524
0.3366	0.3369	0.3403	0.3399	0.3440	0.3428	0.3477	0.3458
0.3403	0.3399	0.3440	0.3428	0.3477	0.3458	0.3514	0.3487
0.3407	0.3462	0.3446	0.3493	0.3485	0.3524	0.3523	0.3555

Color Bin Structure


CIE Chromaticity Diagram (Neutral White), $I_F=65\text{mA}$, $T_j=25^\circ\text{C}$,



D11		D21		D31		D41	
CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y
0.3548	0.3736	0.3595	0.3770	0.3641	0.3804	0.3689	0.3839
0.3539	0.3668	0.3584	0.3701	0.3628	0.3733	0.3674	0.3767
0.3584	0.3701	0.3628	0.3733	0.3674	0.3767	0.3720	0.3800
0.3595	0.3770	0.3641	0.3804	0.3689	0.3839	0.3736	0.3874
D12		D22		D32		D42	
CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y
0.3539	0.3668	0.3584	0.3701	0.3628	0.3733	0.3674	0.3767
0.3530	0.3601	0.3573	0.3632	0.3616	0.3663	0.3659	0.3694
0.3573	0.3632	0.3616	0.3663	0.3659	0.3694	0.3703	0.3726
0.3584	0.3701	0.3628	0.3733	0.3674	0.3767	0.3720	0.3800
D13		D23		D33		D43	
CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y
0.3530	0.3601	0.3573	0.3632	0.3616	0.3663	0.3659	0.3694
0.3520	0.3533	0.3562	0.3562	0.3603	0.3592	0.3645	0.3622
0.3562	0.3562	0.3603	0.3592	0.3645	0.3622	0.3687	0.3652
0.3573	0.3632	0.3616	0.3663	0.3659	0.3694	0.3703	0.3726
D14		D24		D34		D44	
CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y
0.3520	0.3533	0.3562	0.3562	0.3603	0.3592	0.3645	0.3622
0.3511	0.3465	0.3551	0.3493	0.3590	0.3521	0.3630	0.3550
0.3551	0.3493	0.3590	0.3521	0.3630	0.3550	0.3670	0.3578
0.3562	0.3562	0.3603	0.3592	0.3645	0.3622	0.3687	0.3652

Color Bin Structure


CIE Chromaticity Diagram (Neutral White), $I_F=65\text{mA}$, $T_j=25^\circ\text{C}$



E11		E21		E31		E41	
CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y
0.3736	0.3874	0.3804	0.3917	0.3871	0.3959	0.3939	0.4002
0.3720	0.3800	0.3784	0.3841	0.3849	0.3881	0.3914	0.3922
0.3784	0.3841	0.3849	0.3881	0.3914	0.3922	0.3979	0.3962
0.3804	0.3917	0.3871	0.3959	0.3939	0.4002	0.4006	0.4044
E12		E22		E32		E42	
CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y
0.3720	0.3800	0.3784	0.3841	0.3849	0.3881	0.3914	0.3922
0.3703	0.3726	0.3765	0.3765	0.3828	0.3803	0.3890	0.3842
0.3765	0.3765	0.3828	0.3803	0.3890	0.3842	0.3952	0.3880
0.3784	0.3841	0.3849	0.3881	0.3914	0.3922	0.3979	0.3962
E13		E23		E33		E43	
CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y
0.3703	0.3726	0.3765	0.3765	0.3828	0.3803	0.3890	0.3842
0.3687	0.3652	0.3746	0.3689	0.3806	0.3725	0.3865	0.3762
0.3746	0.3689	0.3806	0.3725	0.3865	0.3762	0.3925	0.3798
0.3765	0.3765	0.3828	0.3803	0.3890	0.3842	0.3952	0.3880
E14		E24		E34		E44	
CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y
0.3687	0.3652	0.3746	0.3689	0.3806	0.3725	0.3865	0.3762
0.3670	0.3578	0.3727	0.3613	0.3784	0.3647	0.3841	0.3682
0.3727	0.3613	0.3784	0.3647	0.3841	0.3682	0.3898	0.3716
0.3746	0.3689	0.3806	0.3725	0.3865	0.3762	0.3925	0.3798

Color Bin Structure


CIE Chromaticity Diagram (Warm White), $I_F=65\text{mA}$, $T_J=25^\circ\text{C}$,



F11		F21		F31		F41	
CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y
0.3996	0.4015	0.4071	0.4052	0.4146	0.4089	0.4223	0.4127
0.3969	0.3934	0.4042	0.3969	0.4114	0.4005	0.4187	0.4041
0.4042	0.3969	0.4114	0.4005	0.4187	0.4041	0.4261	0.4077
0.4071	0.4052	0.4146	0.4089	0.4223	0.4127	0.4299	0.4165
F12		F22		F32		F42	
CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y
0.3969	0.3934	0.4042	0.3969	0.4114	0.4005	0.4187	0.4041
0.3943	0.3853	0.4012	0.3886	0.4082	0.3920	0.4152	0.3955
0.4012	0.3886	0.4082	0.3920	0.4152	0.3955	0.4223	0.3990
0.4042	0.3969	0.4114	0.4005	0.4187	0.4041	0.4261	0.4077
F13		F23		F33		F43	
CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y
0.3943	0.3853	0.4012	0.3886	0.4082	0.3920	0.4152	0.3955
0.3916	0.3771	0.3983	0.3803	0.4049	0.3836	0.4117	0.3869
0.3983	0.3803	0.4049	0.3836	0.4117	0.3869	0.4185	0.3902
0.4012	0.3886	0.4082	0.3920	0.4152	0.3955	0.4223	0.3990
F14		F24		F34		F44	
CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y
0.3916	0.3771	0.3983	0.3803	0.4049	0.3836	0.4117	0.3869
0.3889	0.3690	0.3953	0.3721	0.4017	0.3751	0.4082	0.3783
0.3953	0.3721	0.4017	0.3751	0.4082	0.3783	0.4147	0.3814
0.3983	0.3803	0.4049	0.3836	0.4117	0.3869	0.4185	0.3902

Color Bin Structure


CIE Chromaticity Diagram (Warm White), $I_F=65\text{mA}$, $T_j=25^\circ\text{C}$,



G11		G21		G31		G41	
CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y
0.4299	0.4165	0.4364	0.4188	0.4430	0.4212	0.4496	0.4236
0.4261	0.4077	0.4324	0.4099	0.4387	0.4122	0.4451	0.4145
0.4324	0.4100	0.4387	0.4122	0.4451	0.4145	0.4514	0.4168
0.4365	0.4189	0.4430	0.4212	0.4496	0.4236	0.4562	0.4260
G12		G22		G32		G42	
CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y
0.4261	0.4077	0.4324	0.4100	0.4387	0.4122	0.4451	0.4145
0.4223	0.3990	0.4284	0.4011	0.4345	0.4033	0.4406	0.4055
0.4284	0.4011	0.4345	0.4033	0.4406	0.4055	0.4468	0.4077
0.4324	0.4100	0.4387	0.4122	0.4451	0.4145	0.4515	0.4168
G13		G23		G33		G43	
CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y
0.4223	0.3990	0.4284	0.4011	0.4345	0.4033	0.4406	0.4055
0.4185	0.3902	0.4243	0.3922	0.4302	0.3943	0.4361	0.3964
0.4243	0.3922	0.4302	0.3943	0.4361	0.3964	0.4420	0.3985
0.4284	0.4011	0.4345	0.4033	0.4406	0.4055	0.4468	0.4077
G14		G24		G34		G44	
CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y
0.4243	0.3922	0.4302	0.3943	0.4302	0.3943	0.4361	0.3964
0.4203	0.3834	0.4259	0.3853	0.4259	0.3853	0.4316	0.3873
0.4147	0.3814	0.4203	0.3834	0.4316	0.3873	0.4373	0.3893
0.4185	0.3902	0.4243	0.3922	0.4361	0.3964	0.4420	0.3985


Color Bin Structure

CIE Chromaticity Diagram (Warm White), $I_F=65\text{mA}$, $T_j=25^\circ\text{C}$,




H11		H21		H31		H41	
CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y
0.4562	0.4260	0.4625	0.4275	0.4687	0.4289	0.4750	0.4304
0.4515	0.4168	0.4575	0.4182	0.4636	0.4197	0.4697	0.4211
0.4575	0.4182	0.4636	0.4197	0.4697	0.4211	0.4758	0.4225
0.4625	0.4275	0.4687	0.4289	0.4750	0.4304	0.4810	0.4319
H12		H22		H32		H42	
CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y
0.4515	0.4168	0.4575	0.4182	0.4636	0.4197	0.4697	0.4211
0.4468	0.4077	0.4526	0.4090	0.4585	0.4104	0.4644	0.4118
0.4526	0.4090	0.4585	0.4104	0.4644	0.4118	0.4703	0.4132
0.4575	0.4182	0.4636	0.4197	0.4697	0.4211	0.4758	0.4225
H13		H23		H33		H43	
CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y
0.4468	0.4077	0.4526	0.4090	0.4585	0.4104	0.4644	0.4118
0.4420	0.3985	0.4477	0.3998	0.4534	0.4012	0.4591	0.4025
0.4477	0.3998	0.4534	0.4012	0.4591	0.4025	0.4648	0.4038
0.4526	0.4090	0.4585	0.4104	0.4644	0.4118	0.4703	0.4132
H14		H24		H34		H44	
CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y	CIE X	CIE Y
0.4420	0.3985	0.4477	0.3998	0.4534	0.4012	0.4591	0.4025
0.4373	0.3893	0.4428	0.3906	0.4483	0.3919	0.4538	0.3932
0.4428	0.3906	0.4483	0.3919	0.4538	0.3932	0.4593	0.3944
0.4477	0.3998	0.4534	0.4012	0.4591	0.4025	0.4648	0.4038

Mechanical Dimensions / Material Structure





- (1) All dimensions are in millimeters.
- (2) Scale : none
- (3) Undefined tolerance is $\pm 0.1\text{mm}$
- (4) The LED package has two Cathode Marks.

Mechanical Dimensions / Material Structure



Parts No.	Name	Description	Materials
①	LEAD FRAME	Metal	Copper Alloy (Silver Plated)
②	Light souce	Blue LED	GaN on Sapphire
③	Circuit wiring	Wire Bonding	Gold
④	Encapsulation	Encapsulation	Silicone+Phosphor
⑤	Body	-	Heat-resistant Polymer
⑥	ESD Protection Device	Zener Diode	Silicon(Si)

Reel Packaging



(Tolerance: ± 0.2 , Unit: mm)

- (1) Quantity : Max 4,500pcs/Reel
- (2) Cumulative Tolerance : Cumulative Tolerance/10 pitches to be ± 0.2 mm
- (3) Adhesion Strength of Cover Tape
Adhesion strength to be 0.1-0.7N when the cover tape is turned off from the carrier tape at the angle of 10° to the carrier tape.
- (4) Package : P/N, Manufacturing data Code No. and Quantity to be indicated on a damp proof Package.

Product Nomenclature

Table 6. Part Numbering System : $X_1X_2X_3X_4X_5X_6X_7$


Part Number Code	Description	Part Number	Value
X_1	Company	S	
X_2	Top View LED series	T	
X_3	Color Specification	W8	CRI 80
X_4	Package series	Q	Q series
X_5X_6	Characteristic code	14	
X_7	Revision	D	

Table 7. Lot Numbering System : $Y_1Y_2Y_3Y_4Y_5Y_6Y_7Y_8Y_9Y_{10}-Y_{11}Y_{12}Y_{13}Y_{14}Y_{15}Y_{16}Y_{17}$

Lot Number Code	Description	Lot Number	Value
Y_1Y_2	Year		
Y_3	Month		
Y_4Y_5	Day		
Y_6	Top View LED series		
$Y_7Y_8Y_9Y_{10}$	Mass order		
$Y_{11}Y_{12}Y_{13}Y_{14}Y_{15}Y_{16}Y_{17}$	Internal Number		


Reel Packaging

Reel



* Please refer to the next page for the 'Labeling Information' and 'Product Nomenclature'.


Recommended Solder Pad



Notes :

- (1) All dimensions are in millimeters.
- (2) Scale : none
- (3) This drawing without tolerances are for reference only.
- (4) Undefined tolerance is $\pm 0.1\text{mm}$.

Reflow Soldering Characteristics


IPC/JEDEC J-STD-020
Table 8.

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Average ramp-up rate (T _{max} to T _p)	3° C/second max.	3° C/second max.
Preheat		
- Temperature Min (T _{min})	100 °C	150 °C
- Temperature Max (T _{max})	150 °C	200 °C
- Time (T _{min} to T _{max}) (t _s)	60-120 seconds	60-180 seconds
Time maintained above:		
- Temperature (T _L)	183 °C	217 °C
- Time (t _L)	60-150 seconds	60-150 seconds
Peak Temperature (T _p)	215°C	260°C
Time within 5°C of actual Peak Temperature (t _p) ²	10-30 seconds	20-40 seconds
Ramp-down Rate	6 °C/second max.	6 °C/second max.
Time 25°C to Peak Temperature	6 minutes max.	8 minutes max.

Caution


- (1) Reflow soldering is recommended not to be done more than two times. In the case of more than 24 hours passed soldering after first, LEDs will be damaged.
- (2) Repairs should not be done after the LEDs have been soldered. When repair is unavoidable, suitable tools must be used.
- (3) Die slug is to be soldered.
- (4) When soldering, do not put stress on the LEDs during heating.
- (5) After soldering, do not warp the circuit board.

Handling 5630 Series

- (1) During processing, mechanical stress on the surface should be minimized as much as possible. Sharp objects of all types should not be used to pierce the sealing compound.



- (2) In general, LEDs should only be handled from the side. By the way, this also applies to LEDs without a silicone sealant, since the surface can also become scratched.



- (3) When populating boards in SMT production, there are basically no restrictions regarding the form of the pick and place nozzle, except that mechanical pressure on the surface of the resin must be prevented. This is assured by choosing a pick and place nozzle which is larger than the LED's reflector area.

- (4) Silicone differs from materials conventionally used for the manufacturing of LEDs. These conditions must be considered during the handling of such devices. Compared to standard encapsulants, silicone is generally softer, and the surface is more likely to attract dust.

As mentioned previously, the increased sensitivity to dust requires special care during processing. In cases where a minimal level of dirt and dust particles cannot be guaranteed, a suitable cleaning solution must be applied to the surface after the soldering of components.

- (5) Seoul Semiconductor suggests using isopropyl alcohol for cleaning. In case other solvents are used, it must be assured that these solvents do not dissolve the package or resin. Ultrasonic cleaning is not recommended. Ultrasonic cleaning may cause damage to the LED.

- (6) Please do not mold this product into another resin (epoxy, urethane, etc) and do not handle this product with acid or sulfur material in sealed space.

Precaution for Use

(1) Storage

To avoid the moisture penetration, we recommend store in a dry box with a desiccant .

The recommended storage temperature range is 5℃ to 30℃ and a maximum humidity of RH50%.

(2) Use Precaution after Opening the Packaging

Use proper SMT techniques when the LED is to be soldered dipped as separation of the lens may affect the light output efficiency.

Pay attention to the following:

a. Recommend conditions after opening the package

- Sealing

- Temperature : 5 ~ 40℃ Humidity : less than RH30%

b. If the package has been opened more than 4 week(MSL_2a) or the color of the desiccant changes, components should be dried for 10-12hr at 60±5℃

(3) Do not apply mechanical force or excess vibration during the cooling process to normal temperature after soldering.

(4) Do not rapidly cool device after soldering.

(5) Components should not be mounted on warped (non coplanar) portion of PCB.

(6) Radioactive exposure is not considered for the products listed here in.

(7) Gallium arsenide is used in some of the products listed in this publication.

These products are dangerous if they are burned or shredded in the process of disposal.

It is also dangerous to drink the liquid or inhale the gas generated by such products when chemically disposed of.

(8) This device should not be used in any type of fluid such as water, oil, organic solvent and etc. When washing is required, IPA (Isopropyl Alcohol) should be used.

(9) When the LEDs are in operation the maximum current should be decided after measuring the package temperature.

(10) LEDs must be stored properly to maintain the device. If the LEDs are stored for 3 months or more after being shipped from SSC, a sealed container with a nitrogen atmosphere should be used for storage.

(11) The appearance and specifications of the product may be modified for improvement without notice.

(12) Long time exposure of sunlight or occasional UV exposure will cause lens discoloration.

(13) VOCs (Volatile organic compounds) emitted from materials used in the construction of fixtures can penetrate silicone encapsulants of LEDs and discolor when exposed to heat and photonic energy.

The result can be a significant loss of light output from the fixture.

Knowledge of the properties of the materials selected to be used in the construction of fixtures can help prevent these issues.

(14) Attaching LEDs, do not use adhesives that outgas organic vapor.

(15) The driving circuit must be designed to allow forward voltage only when it is ON or OFF.

If the reverse voltage is applied to LED, migration can be generated resulting in LED damage.

Precaution for Use

(16) LEDs are sensitive to Electro-Static Discharge (ESD) and Electrical Over Stress (EOS).

Below is a list of suggestions that Seoul Semiconductor purposes to minimize these effects.

a. ESD (Electro Static Discharge)

Electrostatic discharge (ESD) is defined as the release of static electricity when two objects come into contact. While most ESD events are considered harmless, it can be an expensive problem in many industrial environments during production and storage. The damage from ESD to an LED may cause the product to demonstrate unusual characteristics such as:

- Increase in reverse leakage current
- Lowered turn-on voltage
- Abnormal emissions from the LED at low current

The following Recommendations are suggested to help minimize the potential for an ESD event:

One or more recommended work area suggestions:

- Ionizing fan setup
- ESD table/shelf mat made of conductive materials
- ESD safe storage containers

One or more personnel suggestion options:

- Antistatic Wrist-strap
- Antistatic material shoes
- Antistatic clothes

Environmental controls

- Humidity control (ESD gets worse in a dry environment)

b. EOS (Electrical Over Stress)

Electrical Over-Stress (EOS) is defined as damage that may occur when an electronic device is subjected to a current or voltage that is beyond the maximum specification limits of the device.

The effects from an EOS event can be noticed through product performance like:

Changes to the performance of the LED package (If the damage is around the bond pad area and since the package is completely encapsulated the package may turn on but flicker show severe performance degradation.)

Changes to the light output of the luminaire from component failure

Components on the board not operating at determined drive power

Failure of performance from entire fixture due to changes in circuit voltage and current across total circuit causing trickle down failures

It is impossible to predict the failure mode of every LED exposed to electrical overstress as the failure modes have been investigated to vary, but there are some common signs that will indicate an EOS event has occurred.

- Damage may be noticed to the bond wires (appearing similar to a blown fuse)
- Damage to the bond pads located on the emission surface of the LED package (shadowing can be noticed around the bond pads while viewing through a microscope)
- Anomalies noticed in the encapsulation and phosphor around the bond wires.
- This damage usually appears due to the thermal stress produced during the EOS event.

c. To help minimize the damage from an EOS event Seoul Semiconductor recommends utilizing

- A surge protection circuit
- An appropriately rated over voltage protection device
- A current limiting device

Company Information

Published by

Seoul Semiconductor © 2013 All Rights Reserved.

Company Information

Seoul Semiconductor (www.SeoulSemicon.com) manufactures and packages a wide selection of light emitting diodes (LEDs) for the automotive, general illumination/lighting, Home appliance, signage and back lighting markets. The company is the world's fifth largest LED supplier, holding more than 10,000 patents globally, while offering a wide range of LED technology and production capacity in areas such as "nPola", "Acrich", the world's first commercially produced AC LED, and "Acrich MJT - Multi-Junction Technology" a proprietary family of high-voltage LEDs.

The company's broad product portfolio includes a wide array of package and device choices such as Acrich and Acirch2, high-brightness LEDs, mid-power LEDs, side-view LEDs, and through-hole type LEDs as well as custom modules, displays, and sensors.

Legal Disclaimer

Information in this document is provided in connection with Seoul Semiconductor products. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Seoul Semiconductor hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party. The appearance and specifications of the product can be changed to improve the quality and/or performance without notice.