

# 8-BIT SHIFT REGISTER

#### **FEATURES**

- Max. shift frequency of 600MHz
- Max. Clock to Q delay of 1200ps
- IEE min. of -150mA
- Industry standard 100K ECL levels
- Extended supply voltage option: VEE = -4.2V to -5.5V
- Voltage and temperature compensation for improved noise immunity
- Internal 75k $\Omega$  input pull-down resistors
- 70% faster than Fairchild 300K at lower power
- Function and pinout compatible with Fairchild F100K
- Available in 28-pin PLCC package

#### **DESCRIPTION**

The SY100S341 offer eight D-type, edge-triggered flipflops with both individual inputs for parallel operation as well as serial inputs for bidirectional shifting, and are designed for use in high-performance ECL systems. Data is clocked into the flip-flops on the rising edge of the clock.


The mode of operation is selected by two Select inputs (S<sub>0</sub>, S<sub>1</sub>) which determine if the device performs a shift, hold or parallel entry function, as described in the Truth Table. The inputs on these devices have  $75k\Omega$  pull-down resistors.

#### **PIN NAMES**

Label	Function			
СР	Clock Pulse Input			
S0 — S1	So — S1 Select Inputs			
D0 — D7	Serial Inputs			
P0 — P7	Parallel Inputs			
Q0 — Q7	Data Outputs			
VEES	VEE Substrate			
VCCA	Vcco for ECL Outputs			

Micrel, Inc. SY100S341

### **PACKAGE/ORDERING INFORMATION**



28-Pin PLCC (J28-1)


### **Ordering Information**

Part Number	Package Type	Operating Range	Package Marking	Lead Finish
SY100S341JC	J28-1	Commercial	SY100S341JC	Sn-Pb
SY100S341JCTR <sup>(1)</sup>	J28-1	Commercial	SY100S341JC	Sn-Pb
SY100S341JZ <sup>(2)</sup>	J28-1	Commercial	SY100S341JZ with Pb-Free bar-line indicator	Matte-Sn
SY100S341JZTR <sup>(1, 2)</sup>	J28-1	Commercial	SY100S341JZ with Pb-Free bar-line indicator	Matte-Sn

#### Notes:

- 1. Tape and Reel.
- 2. Pb-Free package is recommended for new designs.

### **BLOCK DIAGRAM**



### **TRUTH TABLE**

	Inputs				Outputs								
Function	D7	D <sub>0</sub>	S <sub>1</sub>	So	СР	Q7	Q <sub>6</sub>	Q5	Q4	Qз	Q2	Q1	Q <sub>0</sub>
Load Register	Х	Х	L	L	u	P7	P6	P <sub>5</sub>	P4	Рз	P2	P1	P <sub>0</sub>
Shift Left Shift Left	X X	L H	LL	H	u u	Q6 Q6	Q5 Q5	Q4 Q4	Q3 Q3	Q2 Q2	Q1 Q1	Qo Qo	Η
Shift Right Shift Right	L	X	Н	L L	u u	L H	Q7 Q7	Q6 Q6	Q5 Q5	Q4 Q4	Q3 Q3	Q2 Q2	Q1 Q1
Hold Hold Hold	X X X	X X X	H X X	H X X	X H L	No Change							

#### NOTE:

1. H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

u = LOW-to-HIGH Transition

### DC ELECTRICAL CHARACTERISTICS

VEE = -4.2V to -5.5V unless otherwise specified; VCC = VCCA = GND


Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
Iн	Input HIGH Current, All Inputs	_	_	200	μΑ	VIN = VIH (Max.)
IEE	Power Supply Current	-150	-102	<b>-71</b>	mA	Inputs Open

### **AC ELECTRICAL CHARACTERISTICS**


VEE = -4.2V to -5.5V unless otherwise specified; VCC = VCCA = GND

		TA = 0°C		TA = +25°C		TA = +85°C			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Condition
fshift	Shift Frequency	600		600		600	_	MHz	
tPLH tPHL	Propagation Delay CP to Output	450	1200	450	1200	450	1200	ps	
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	300	900	300	900	300	900	ps	
ts	Set-up Time Dn, Pn Sn	300 600	_	300 600	_	300 600	_ _	ps	
tн	Hold Time Dn, Pn Sn	300 0	_	300 0	_	300 0	_	ps	
tpw (H)	Pulse Width HIGH, CP	_	600	_	600	_	600	ps	

### **TIMING DIAGRAMS**



**Propagation Delay and Transition Times** 




Set-up and Hold Times

#### Notes:


- 1. VEE = -4.2V to -5.5V unless otherwise specified; Vcc = Vcca = GND.
- 2. ts is the minimum time before the transition of the clock that information must be present at the data input.
- 3. th is the minimum time after the transition of the clock that information must remain unchanged at the data input.

SY100S341 Micrel, Inc.


### 28-PIN PLCC (J28-1)




TOP VIEW



BOTTOM VIEW



SIDE VIEW



DETAIL "A"

Rev. A

#### NOTES:

- DITES:
  DIMENSIONS ARE IN INCHES [MM].
  CONTROLLING DIMENSION: INCHES.
  DIMENSION DOES NOT INCLUDE MOLD FLASH
  OR PROTRUSIONS, EITHER OF WHICH SHALL NOT
  EXCEED 0.008 [0.203].
  LEAD DIMENSION DOES NOT INCLUDE DAMBAR
  PROTRUSION.
  MAXIMUM AND MINIMUM SPECIFICATIONS ARE
  INDICATED AS FOLLOWS: MAX/MIN
  ANCHAGE TOP DIMENSION MAY BE SLIGHTLY
- - PACKAGE TOP DIMENSION MAY BE SLIGHTLY SMALLER THAN BOTTOM DIMENSION.

#### MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL + 1 (408) 944-0800 FAX + 1 (408) 474-1000 WEB http://www.micrel.com

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2006 Micrel, Incorporated.

## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

### Micrel:

SY100S341JZ SY100S341JZ-TR