

SILICON STACKED GATE CMOS
131,072 WORD x 8 BIT CMOS MASK ROM

Description

The TC531001CP/CF is a 1,048,576 bit read only memory organized as 131,072 words by 8 bits. A low bit cost makes it suitable for use as program memory for microprocessors or for fixed data storage such as a character generator. The TC531001CP/CF uses CMOS technology and is suitable for low power applications where battery operation is required.

The TC531001CP/CF has a chip enable input ($\overline{CE}$) for device selection. This ROM is available in two speed versions. The TC531001CP/CF-12 is the 120ns version while the TC531001CP/CF-15 is the 150ns version.

Features


TC531001CP/CF	-12	-15
Access Time (max.)	120ns	150ns
Operating Current (max.)	40mA	35mA
Standby Current (max.)	20 μ A	20 μ A

- Single 5V power supply
- Inputs and outputs TTL compatible
- Three state outputs
- Fully static operation
- Package
 - TC531001CP : DIP32-P-600
 - TC531001CF : SOP32-P-525


Pin Names

A0 ~ A16	Address Inputs
D0 ~ D7	Data Outputs
$\overline{OE}$	Output Enable Input
$\overline{CE}$	Chip Enable Input
V _{DD}	Power Supply Voltage (+5V)
GND	Ground
NC	No Connection

Pin Connection (Top View)



Block Diagram



Operating Mode

MODE	CE	OE	A0 ~ 16	OUTPUTS	POWER
Read	L	L	Valid	Data Out	Operating
Standby	H	*	*	High-Z	Standby
Output Deselect	L	H	*	High-Z	Operating

H = V_{IH}, L = V_{IL}, * = V_{IH} or V_{IL}

Maximum Ratings

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	-0.5 ~ 7.0	V
V _{IN}	Input Voltage	-0.5 ~ V _{DD}	
V _{OUT}	Output Voltage	0 ~ V _{DD}	
P _D	Power Dissipation	1.0/0.6*	W
T _{STRG}	Storage Temperature	-55 ~ 150	°C
T _{OPR}	Operating Temperature	-40 ~ 70	
T _{SOLDER}	Soldering Temperature • Time	260 • 10	°C • sec

* SOP

DC Recommended Operating Conditions

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V_{IH}	Input High Voltage	2.2	—	$V_{DD} + 0.3$	
V_{IL}	Input Low Voltage	-0.3	—	0.8	

DC Characteristics ($T_a = -40 \sim 70^\circ\text{C}$, $V_{DD} = 5V \pm 10\%$)

SYMBOL	PARAMETER	TEST CONDITION		MIN.	MAX.	UNIT
I _{LI}	Input Leakage Current	V _{IN} = 0 ~ V _{DD}		—	±1.0	μA
I _{LO}	Output Leakage Current	CE = V _{IH} , V _{OUT} = 0V ~ V _{DD}		—	±5.0	
I _{OH}	Output High Current	V _{OH} = 2.4V		-1.0	—	mA
I _{OL}	Output Low Current	V _{OL} = 0.4V		3.2	—	
I _{DD} S1	Standby Current	CE = 2.2V		—	2	
I _{DD} S2	Standby Current	CE = V _{DD} - 0.2V		—	20	μA
I _{DD} O1	Operating Current	V _{IN} = V _{IH} /V _{IL} I _{OUT} = 0mA	t _{cycle} = 120ns	—	50	mA
			t _{cycle} = 150ns	—	45	
I _{DD} O2		V _{IN} = V _{DD} - 0.2V/0.2V I _{OUT} = 0mA	t _{cycle} = 120ns	—	40	
			t _{cycle} = 150ns	—	35	

AC Characteristics ($T_a = -40 \sim 70^\circ\text{C}$, $V_{DD} = 5V \pm 10\%$)

SYMBOL	PARAMETER	-12		-15		UNIT
		MIN.	MAX.	MIN.	MAX.	
t_{CYC}	Cycle Time	120	—	150	—	ns
t_{ACC}	Address Access Time	—	120	—	150	
t_{CE}	Chip Enable Access Time	—	120	—	150	
t_{OE}	Output Enable Access Time	—	70	—	70	
t_{CED}	Output Disable Time from $\overline{CE}$	—	50	—	50	
t_{OED}	Output Disable Time from $\overline{OE}$	—	50	—	50	
t_{OH}	Output Hold Time	5	—	5	—	

AC Test Conditions

Input Pulse Levels	2.4V/0.6V
Input Pulse Rise and Fall Times	5ns max.
Input Timing Measurement Reference Levels	2.2V/0.8V
Output Timing Measurement Reference Levels	2.0V/0.8V
Output Load	1 TTL Gate and $C_L = 100\text{ pF}$

Capacitance* ($T_a = 25^\circ\text{C}$, $f = 1\text{MHz}$)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	MAX.	UNIT
C_{IN}	Input Capacitance	$V_{IN} = 0V$	—	10	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0V$	—	10	

*This parameter is periodically sampled and is not 100% tested.

Timing Waveforms

